DE69033679D1 - Datenübertragungsadapter - Google Patents

Datenübertragungsadapter

Info

Publication number
DE69033679D1
DE69033679D1 DE69033679T DE69033679T DE69033679D1 DE 69033679 D1 DE69033679 D1 DE 69033679D1 DE 69033679 T DE69033679 T DE 69033679T DE 69033679 T DE69033679 T DE 69033679T DE 69033679 D1 DE69033679 D1 DE 69033679D1
Authority
DE
Germany
Prior art keywords
data transmission
transmission adapter
adapter
data
transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69033679T
Other languages
English (en)
Other versions
DE69033679T2 (de
Inventor
Shigeo Kuboki
Norihiko Sugimoto
Shunji Inada
Kazuhisa Inada
Tomoaki Aoki
Masahiro Ueno
Yasushi Nakamura
Eiki Kondoh
Toshihiko Tominaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Application granted granted Critical
Publication of DE69033679D1 publication Critical patent/DE69033679D1/de
Publication of DE69033679T2 publication Critical patent/DE69033679T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
DE69033679T 1989-06-30 1990-06-28 Datenübertragungsadaptervorrichtung Expired - Fee Related DE69033679T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1166694A JPH0795766B2 (ja) 1989-06-30 1989-06-30 デジタル・データ通信装置及びそれに使用するデータ通信アダプタ

Publications (2)

Publication Number Publication Date
DE69033679D1 true DE69033679D1 (de) 2001-02-08
DE69033679T2 DE69033679T2 (de) 2001-07-05

Family

ID=15836011

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69033679T Expired - Fee Related DE69033679T2 (de) 1989-06-30 1990-06-28 Datenübertragungsadaptervorrichtung

Country Status (5)

Country Link
US (1) US5682552A (de)
EP (1) EP0405545B1 (de)
JP (1) JPH0795766B2 (de)
KR (1) KR0145324B1 (de)
DE (1) DE69033679T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3360856B2 (ja) * 1992-12-18 2003-01-07 富士通株式会社 プロセッサ
JP4034844B2 (ja) * 1995-11-28 2008-01-16 富士通株式会社 バス延長対応型制御システム
US5933413A (en) * 1997-01-13 1999-08-03 Advanced Micro Devices, Inc. Adaptive priority determination for servicing transmit and receive in network controllers
US6058474A (en) * 1997-01-24 2000-05-02 Texas Instruments Incorporated Method and apparatus for DMA boot loading a microprocessor without an internal ROM
US6130891A (en) * 1997-02-14 2000-10-10 Advanced Micro Devices, Inc. Integrated multiport switch having management information base (MIB) interface temporary storage
US6219736B1 (en) 1997-04-24 2001-04-17 Edwin E. Klingman Universal serial bus (USB) RAM architecture for use with microcomputers via an interface optimized for integrated services device network (ISDN)
US6789212B1 (en) 1997-04-24 2004-09-07 Edwin E. Klingman Basic cell for N-dimensional self-healing arrays
US5860021A (en) * 1997-04-24 1999-01-12 Klingman; Edwin E. Single chip microcontroller having down-loadable memory organization supporting "shadow" personality, optimized for bi-directional data transfers over a communication channel
US6145102A (en) * 1998-01-20 2000-11-07 Compaq Computer Corporation Transmission of an error message over a network by a computer which fails a self-test
US6662234B2 (en) * 1998-03-26 2003-12-09 National Semiconductor Corporation Transmitting data from a host computer in a reduced power state by an isolation block that disconnects the media access control layer from the physical layer
US6332173B2 (en) * 1998-10-31 2001-12-18 Advanced Micro Devices, Inc. UART automatic parity support for frames with address bits
US7043568B1 (en) 1998-11-12 2006-05-09 Klingman Edwin E Configuration selection for USB device controller
US6697371B1 (en) * 1999-06-01 2004-02-24 Advanced Micro Devices, Inc. Network switch with on-board management information based (MIB) counters
JP2001236304A (ja) * 2000-02-21 2001-08-31 Mitsubishi Electric Corp マイクロコンピュータ
US6745268B1 (en) * 2000-08-11 2004-06-01 Micron Technology, Lnc. Capacitive multidrop bus compensation
US6834307B2 (en) * 2001-06-26 2004-12-21 Intel Corporation Event-based application layer switching for high-speed protocol processing
US8427490B1 (en) 2004-05-14 2013-04-23 Nvidia Corporation Validating a graphics pipeline using pre-determined schedules
US8624906B2 (en) 2004-09-29 2014-01-07 Nvidia Corporation Method and system for non stalling pipeline instruction fetching from memory
CA2585157A1 (en) * 2004-11-15 2006-05-26 Nvidia Corporation Video processing
US8687008B2 (en) * 2004-11-15 2014-04-01 Nvidia Corporation Latency tolerant system for executing video processing operations
US9092170B1 (en) 2005-10-18 2015-07-28 Nvidia Corporation Method and system for implementing fragment operation processing across a graphics bus interconnect
US8683126B2 (en) * 2007-07-30 2014-03-25 Nvidia Corporation Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory
US8659601B1 (en) 2007-08-15 2014-02-25 Nvidia Corporation Program sequencer for generating indeterminant length shader programs for a graphics processor
US8411096B1 (en) 2007-08-15 2013-04-02 Nvidia Corporation Shader program instruction fetch
US8698819B1 (en) 2007-08-15 2014-04-15 Nvidia Corporation Software assisted shader merging
US9024957B1 (en) 2007-08-15 2015-05-05 Nvidia Corporation Address independent shader program loading
US8780123B2 (en) * 2007-12-17 2014-07-15 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US9064333B2 (en) 2007-12-17 2015-06-23 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
WO2009128250A1 (ja) * 2008-04-16 2009-10-22 株式会社 東芝 原子燃料ペレットの製造方法、燃料集合体とその製造方法およびウラン粉末
US8923385B2 (en) * 2008-05-01 2014-12-30 Nvidia Corporation Rewind-enabled hardware encoder
US8681861B2 (en) * 2008-05-01 2014-03-25 Nvidia Corporation Multistandard hardware video encoder
US8489851B2 (en) * 2008-12-11 2013-07-16 Nvidia Corporation Processing of read requests in a memory controller using pre-fetch mechanism
DE112010006116B3 (de) * 2009-08-18 2017-02-09 Mitsubishi Electric Corporation Kommunikationssystem und verfahren zur bestimmung des zustands einer kommunikationsvorrichtung
US10235325B2 (en) 2016-09-30 2019-03-19 Microsoft Technology Licensing, Llc Control path to enable at least one of two data paths for a network device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4646232A (en) * 1984-01-03 1987-02-24 Texas Instruments Incorporated Microprocessor with integrated CPU, RAM, timer, bus arbiter data for communication system
US4777591A (en) * 1984-01-03 1988-10-11 Texas Instruments Incorporated Microprocessor with integrated CPU, RAM, timer, and bus arbiter for data communications systems
US4604683A (en) * 1984-12-10 1986-08-05 Advanced Computer Communications Communication controller using multiported random access memory
US4858112A (en) * 1985-12-17 1989-08-15 General Electric Company Interface comprising message and protocol processors for interfacing digital data with a bus network
JPS62252242A (ja) * 1986-04-25 1987-11-04 Fujitsu Ltd デ−タ送受信方式
JPH07110018B2 (ja) * 1986-09-24 1995-11-22 株式会社日立製作所 シリアル通信装置
US5048012A (en) * 1987-04-03 1991-09-10 Advanced Micro Devices, Inc. Data link controller with flexible multiplexer
US4999771A (en) * 1987-08-31 1991-03-12 Control Data Corporation Communications network
JPH0744569B2 (ja) * 1987-10-09 1995-05-15 日本電気株式会社 シリアル・データ受信回路
US4951280A (en) * 1988-12-09 1990-08-21 Advanced Micro Devices, Inc. Method and apparatus for configuring data paths within a supernet station
US5130981A (en) * 1989-03-22 1992-07-14 Hewlett-Packard Company Three port random access memory in a network bridge

Also Published As

Publication number Publication date
EP0405545A2 (de) 1991-01-02
US5682552A (en) 1997-10-28
DE69033679T2 (de) 2001-07-05
KR910002177A (ko) 1991-01-31
JPH0795766B2 (ja) 1995-10-11
EP0405545B1 (de) 2001-01-03
KR0145324B1 (ko) 1998-08-01
EP0405545A3 (en) 1992-05-27
JPH0334661A (ja) 1991-02-14

Similar Documents

Publication Publication Date Title
DE69033679D1 (de) Datenübertragungsadapter
DE69032366T2 (de) Datenübertragungsverfahren
FI912272A0 (fi) Tietoliikennejärjestelmä
DK211790A (da) Datatransmissionssystem
DE69027378D1 (de) Optisches Übertragungssystem
DE69020105T2 (de) Datenübertragungssystem.
DE69024765T2 (de) Datenübertragungssystem
DE69129521T2 (de) Datenübertragungsgerät
DE59010736D1 (de) Übertragungssystem
DE69126682T2 (de) Datenübertragungsgerät
DE69030394T2 (de) Verkaufsdatenübertragungssystem
DE68929288D1 (de) Datenübertragungsvorrichtung
GB2228362B (en) Data transmission system
DE69027342D1 (de) Bidirektionales Datenkommunikationssystem
DE69122814T2 (de) Datenübertragungsgerät
DE69328913D1 (de) Seriendatenübertragungsanordnung
DE58906210D1 (de) Rotierende Datenübertragungsvorrichtung.
DE69030598T2 (de) Optischer Übertragungsapparat
DE69010613D1 (de) Datenübertragungsleitungen.
ATA240690A (de) Viskokupplung
DE69026343D1 (de) Datenübertragungsvorrichtung
DE69032959D1 (de) Datenschnittstellensystem
IT1239635B (it) Meccanismo di trasmissione
DE3855438T2 (de) Datenübertragungsvorrichtung
ZA908737B (en) Data transmission

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee