DE69032897T2 - Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls - Google Patents

Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls

Info

Publication number
DE69032897T2
DE69032897T2 DE69032897T DE69032897T DE69032897T2 DE 69032897 T2 DE69032897 T2 DE 69032897T2 DE 69032897 T DE69032897 T DE 69032897T DE 69032897 T DE69032897 T DE 69032897T DE 69032897 T2 DE69032897 T2 DE 69032897T2
Authority
DE
Germany
Prior art keywords
execution
instruction
microprocessor
conditional branch
improved starting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69032897T
Other languages
English (en)
Other versions
DE69032897D1 (de
Inventor
Nariko Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69032897D1 publication Critical patent/DE69032897D1/de
Publication of DE69032897T2 publication Critical patent/DE69032897T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
DE69032897T 1989-08-28 1990-08-28 Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls Expired - Fee Related DE69032897T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22205889 1989-08-28

Publications (2)

Publication Number Publication Date
DE69032897D1 DE69032897D1 (de) 1999-02-25
DE69032897T2 true DE69032897T2 (de) 1999-08-26

Family

ID=16776444

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69032897T Expired - Fee Related DE69032897T2 (de) 1989-08-28 1990-08-28 Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls

Country Status (5)

Country Link
US (1) US5381532A (de)
EP (1) EP0471888B1 (de)
JP (1) JP2682217B2 (de)
KR (1) KR940000968B1 (de)
DE (1) DE69032897T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539911A (en) * 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
JP2536726B2 (ja) * 1993-07-07 1996-09-18 日本電気株式会社 マイクロプロセッサ
US5673427A (en) * 1994-03-01 1997-09-30 Intel Corporation Packing valid micro operations received from a parallel decoder into adjacent locations of an output queue
US5590358A (en) * 1994-09-16 1996-12-31 Philips Electronics North America Corporation Processor with word-aligned branch target in a byte-oriented instruction set
US5732235A (en) * 1996-01-25 1998-03-24 International Business Machines Corporation Method and system for minimizing the number of cycles required to execute semantic routines
US5898888A (en) * 1996-12-13 1999-04-27 International Business Machines Corporation Method and system for translating peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a computer system
US5881260A (en) * 1998-02-09 1999-03-09 Hewlett-Packard Company Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction
US6598154B1 (en) * 1998-12-29 2003-07-22 Intel Corporation Precoding branch instructions to reduce branch-penalty in pipelined processors
EP1050811A1 (de) * 1999-05-03 2000-11-08 STMicroelectronics SA Verzweigung in einem Rechnersystem
US7647486B2 (en) 2006-05-02 2010-01-12 Atmel Corporation Method and system having instructions with different execution times in different modes, including a selected execution time different from default execution times in a first mode and a random execution time in a second mode

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5282149A (en) * 1975-12-29 1977-07-09 Fujitsu Ltd Instruction address control system
JPS55118170A (en) * 1979-03-06 1980-09-10 Mitsubishi Electric Corp Memory access device
CA1174370A (en) * 1980-05-19 1984-09-11 Hidekazu Matsumoto Data processing unit with pipelined operands
JPS5729152A (en) * 1980-07-28 1982-02-17 Fujitsu Ltd Information processor prefetching instruction
EP0109655B1 (de) * 1982-11-17 1991-07-24 Nec Corporation Anordnung zum Vorabholen von Befehlen mit Vorhersage einer Verzweigungszieladresse
JPS6051948A (ja) * 1983-08-31 1985-03-23 Hitachi Ltd 情報処理装置
US4742451A (en) * 1984-05-21 1988-05-03 Digital Equipment Corporation Instruction prefetch system for conditional branch instruction for central processor unit
CA1233270A (en) * 1985-03-18 1988-02-23 Vojin G. Oklobdzija Register selection mechanism and organization of an instruction prefetch buffer
JPS61262849A (ja) * 1985-05-17 1986-11-20 Hitachi Ltd 情報処理装置
US4853840A (en) * 1986-01-07 1989-08-01 Nec Corporation Instruction prefetching device including a circuit for checking prediction of a branch instruction before the instruction is executed
DE3785897T2 (de) * 1986-02-28 1993-09-30 Nec Corp Steuervorrichtung zum vorabruf von befehlen.
JPS6393041A (ja) * 1986-10-07 1988-04-23 Mitsubishi Electric Corp 計算機
US4893234A (en) * 1987-01-15 1990-01-09 United States Department Of Energy Multi-processor including data flow accelerator module
JPS6473423A (en) * 1987-09-14 1989-03-17 Matsushita Electric Ind Co Ltd Instruction look-ahead controller
JPH0769812B2 (ja) * 1987-12-29 1995-07-31 富士通株式会社 データ処理装置
US5113515A (en) * 1989-02-03 1992-05-12 Digital Equipment Corporation Virtual instruction cache system using length responsive decoded instruction shifting and merging with prefetch buffer outputs to fill instruction buffer
US5142634A (en) * 1989-02-03 1992-08-25 Digital Equipment Corporation Branch prediction

Also Published As

Publication number Publication date
KR910005155A (ko) 1991-03-30
EP0471888A2 (de) 1992-02-26
EP0471888A3 (en) 1992-03-11
EP0471888B1 (de) 1999-01-13
JPH03156534A (ja) 1991-07-04
JP2682217B2 (ja) 1997-11-26
US5381532A (en) 1995-01-10
DE69032897D1 (de) 1999-02-25
KR940000968B1 (ko) 1994-02-07

Similar Documents

Publication Publication Date Title
DE69324840D1 (de) Verfahren zum Speichern von Programmen
DE69231239T2 (de) Verfahren zur Bedienung eines Prozessors
IT1243976B (it) Apparecchio per l'esecuzione automatica ripetuta di un ciclo termico per il trattamento di campioni
EP0436162A3 (en) Apparatus for aligning arithmetic operands during fetch
DE59407907D1 (de) Verfahren zum Bestimmen der Wäschemenge in einer Wäschebehandlungsmaschine
DE69131211T2 (de) Aufbau eines Fadenwickels
EP0448499A3 (en) Instruction prefetch method for branch-with-execute instructions
AT361697B (de) Verankerung eines befestigungselementes
NO169924C (no) Anordning ved en mikroprogrammerbar mikroprosessor
EP0443556A3 (en) Method and apparatus for partially running a sequence program for debugging thereof
DE69032897T2 (de) Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls
DE69024298D1 (de) System zum automatischen Erstellen eines sequentiellen Steuerprogramms
DE69031719T2 (de) Verfahren zum automatischen Entwurf einer Programmstruktur
NO841757L (no) Fremgangsmaate til stoeping av betonggjenstander og maskin til utfoerelse av fremgangsmaaten
DE69209266T2 (de) Verfahren zum Entwässern
DE3871808T2 (de) Befestigungsanordung zum fixieren eines bremskraftverstaerkers.
DE69026163T2 (de) Verfahren zum Stranggiessen
DE69017816T2 (de) Verfahren zum Aufspulen von Garn.
DE69019216D1 (de) Verfahren zum Steuern eines "Purex"-Lösungsextraktionsverfahrens.
DE69327749D1 (de) Verfahren zum Einstellen der Konzentration eines Entwicklers
DE69327551D1 (de) Verfahren zur Programmausführung
AT379494B (de) Spannvorrichtung zum schliessen von zwei teilen einer manschette bzw. eines schuhschaftes
LU87839A1 (en) MATERIAL FOR REFINING A GENERAL PURPOSE STEEL
DE69032494T2 (de) Befehlsdekoder für einen Pipelineprozessor
DE59010241D1 (de) Verfahren zum Entwickeln von Photoresisten

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee