DE69030127T2 - Speicherschnittstellensteuerung - Google Patents

Speicherschnittstellensteuerung

Info

Publication number
DE69030127T2
DE69030127T2 DE69030127T DE69030127T DE69030127T2 DE 69030127 T2 DE69030127 T2 DE 69030127T2 DE 69030127 T DE69030127 T DE 69030127T DE 69030127 T DE69030127 T DE 69030127T DE 69030127 T2 DE69030127 T2 DE 69030127T2
Authority
DE
Germany
Prior art keywords
memory interface
interface control
memory
control
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69030127T
Other languages
English (en)
Other versions
DE69030127D1 (de
Inventor
Thomas D Snodgrass
Douglas A Fischer
Jennifer A Graves
Jordon W Woods
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honeywell Inc
Original Assignee
Honeywell Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inc filed Critical Honeywell Inc
Publication of DE69030127D1 publication Critical patent/DE69030127D1/de
Application granted granted Critical
Publication of DE69030127T2 publication Critical patent/DE69030127T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/10—Geometric effects
    • G06T15/30—Clipping
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Computer Graphics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Image Generation (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
  • Digital Computer Display Output (AREA)
DE69030127T 1989-01-23 1990-01-19 Speicherschnittstellensteuerung Expired - Fee Related DE69030127T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/299,794 US4970636A (en) 1989-01-23 1989-01-23 Memory interface controller

Publications (2)

Publication Number Publication Date
DE69030127D1 DE69030127D1 (de) 1997-04-17
DE69030127T2 true DE69030127T2 (de) 1997-07-31

Family

ID=23156333

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69030127T Expired - Fee Related DE69030127T2 (de) 1989-01-23 1990-01-19 Speicherschnittstellensteuerung

Country Status (4)

Country Link
US (1) US4970636A (de)
EP (1) EP0379983B1 (de)
JP (1) JPH02277098A (de)
DE (1) DE69030127T2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0269821A (ja) * 1988-09-06 1990-03-08 Seiko Epson Corp 画像表示制御装置
US5222203A (en) * 1989-01-20 1993-06-22 Daikin Industries, Ltd. Method and apparatus for displaying translucent surface
US5224210A (en) * 1989-07-28 1993-06-29 Hewlett-Packard Company Method and apparatus for graphics pipeline context switching in a multi-tasking windows system
JPH0371277A (ja) * 1989-08-10 1991-03-27 Daikin Ind Ltd サーフェス・モデル描画方法およびその装置
JPH04182696A (ja) * 1990-11-17 1992-06-30 Nintendo Co Ltd 画像処理装置
US6034667A (en) * 1992-01-21 2000-03-07 Radius Inc. Method and apparatus for displaying YUV color information on a pseudo-color RGB display
AU6783594A (en) * 1993-05-10 1994-12-12 Apple Computer, Inc. Computer graphics system having high performance multiple layer z-buffer
US5583974A (en) * 1993-05-10 1996-12-10 Apple Computer, Inc. Computer graphics system having high performance multiple layer Z-buffer
DE4315494C1 (de) * 1993-05-10 1994-09-29 Daimler Benz Ag Anordnung und Verfahren zur Programmierung wenigstens eines Kfz-Steuergeräts
US5519401A (en) * 1993-11-01 1996-05-21 Loral Corporation Programmed radar coordinate scan conversion
US5742297A (en) * 1994-11-04 1998-04-21 Lockheed Martin Corporation Apparatus and method for constructing a mosaic of data
US5530450A (en) * 1995-01-11 1996-06-25 Loral Corporation Radar scan converter for PPI rectangular and PPI offset rectangular modes
JPH08249494A (ja) * 1995-03-09 1996-09-27 Sharp Corp Ｚバッファ方式隠面消去装置
JPH0969163A (ja) * 1995-08-31 1997-03-11 Fujitsu Ltd コンピュータグラフィックスモデルのポリゴン重なり抽出方法と、ポリゴンのグループ化方法及び装置
US6331856B1 (en) 1995-11-22 2001-12-18 Nintendo Co., Ltd. Video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing
JP3277110B2 (ja) * 1995-12-08 2002-04-22 株式会社東芝 液晶表示装置
US5897666A (en) * 1996-12-09 1999-04-27 International Business Machines Corporation Generation of unique address alias for memory disambiguation buffer to avoid false collisions
AU5686199A (en) 1998-08-20 2000-03-14 Apple Computer, Inc. Deferred shading graphics pipeline processor
US6771264B1 (en) 1998-08-20 2004-08-03 Apple Computer, Inc. Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor
US6577317B1 (en) 1998-08-20 2003-06-10 Apple Computer, Inc. Apparatus and method for geometry operations in a 3D-graphics pipeline
US7599044B2 (en) 2005-06-23 2009-10-06 Apple Inc. Method and apparatus for remotely detecting presence
US7577930B2 (en) 2005-06-23 2009-08-18 Apple Inc. Method and apparatus for analyzing integrated circuit operations
US9298311B2 (en) 2005-06-23 2016-03-29 Apple Inc. Trackpad sensitivity compensation
US7433191B2 (en) 2005-09-30 2008-10-07 Apple Inc. Thermal contact arrangement
US7598711B2 (en) 2005-11-23 2009-10-06 Apple Inc. Power source switchover apparatus and method
US9747658B2 (en) * 2013-09-06 2017-08-29 Apple Inc. Arbitration method for multi-request display pipeline

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4860249A (en) * 1985-10-04 1989-08-22 Saxpy Computer Corporation Multizone array processor implementing two sided zone buffers with each side being dynamically configured as a working or I/O side
US4821209A (en) * 1986-01-21 1989-04-11 International Business Machines Corporation Data transformation and clipping in a graphics display system
US4805117A (en) * 1986-09-26 1989-02-14 International Business Machines Corporation Method for controlling concatenation of transformation matrices in a graphics display system

Also Published As

Publication number Publication date
DE69030127D1 (de) 1997-04-17
EP0379983A2 (de) 1990-08-01
EP0379983B1 (de) 1997-03-12
EP0379983A3 (de) 1993-04-07
JPH02277098A (ja) 1990-11-13
US4970636A (en) 1990-11-13

Similar Documents

Publication Publication Date Title
DE69030127T2 (de) Speicherschnittstellensteuerung
DE68927396T2 (de) Schriftzeichendaten-Steuerung
DE69032655T2 (de) Seitenspeicher-Steuerschaltung
IT9019906A0 (it) Dispositivo di comando
DE69024173D1 (de) Nur-Lese-Speicheranordnung
DE68925048D1 (de) Direktspeicherzugriffssteuerung
DE68929285T2 (de) Steuerungsgerät
KR890700306A (ko) 제어장치
DE68927015D1 (de) Direktspeicherzugriffssteuerung
DE3787226T2 (de) Festspeichersteuerung.
DE69032145D1 (de) Schnittstellensteuerungssystem
IT9020469A0 (it) procedimento di controllo
ES2021724B3 (es) Control parklock
DK0470160T3 (da) Brøndstyringsindretning
DE69030816D1 (de) Serielle steuereinheit
DE69030439D1 (de) Fingerbetätigbare steuergeräte
DE69031529D1 (de) Speichersteuerungssystem
DE3855284D1 (de) Direktspeicherzugriffssteuerung
DE69029905T2 (de) Steuervorrichtung
DE69127893T2 (de) Zählergesteuerte verschlussregelschaltung
DE4090809T1 (de) Steuerprozessor
DE3751693T2 (de) Speicherzugriffsteuerung
KR900008352A (ko) 수치제어장치
KR890019743U (ko) 자동온도 조절기
DK118291D0 (da) Indlaesningsenhed til databehandlingssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee