DE69031529D1 - Speichersteuerungssystem - Google Patents

Speichersteuerungssystem

Info

Publication number
DE69031529D1
DE69031529D1 DE69031529T DE69031529T DE69031529D1 DE 69031529 D1 DE69031529 D1 DE 69031529D1 DE 69031529 T DE69031529 T DE 69031529T DE 69031529 T DE69031529 T DE 69031529T DE 69031529 D1 DE69031529 D1 DE 69031529D1
Authority
DE
Germany
Prior art keywords
control system
memory control
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031529T
Other languages
English (en)
Other versions
DE69031529T2 (de
Inventor
Tetsuya Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Application granted granted Critical
Publication of DE69031529D1 publication Critical patent/DE69031529D1/de
Publication of DE69031529T2 publication Critical patent/DE69031529T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S707/00—Data processing: database and file management or data structures
    • Y10S707/99931—Database or file accessing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
DE69031529T 1989-11-01 1990-10-30 Speichersteuerungssystem Expired - Fee Related DE69031529T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1285658A JPH03147013A (ja) 1989-11-01 1989-11-01 データ更新装置

Publications (2)

Publication Number Publication Date
DE69031529D1 true DE69031529D1 (de) 1997-11-06
DE69031529T2 DE69031529T2 (de) 1998-02-19

Family

ID=17694386

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031529T Expired - Fee Related DE69031529T2 (de) 1989-11-01 1990-10-30 Speichersteuerungssystem

Country Status (4)

Country Link
US (1) US5210852A (de)
EP (1) EP0426111B1 (de)
JP (1) JPH03147013A (de)
DE (1) DE69031529T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04363745A (ja) * 1991-05-17 1992-12-16 Toshiba Corp Ｄｍａコントローラ
EP0600623B1 (de) * 1992-12-03 1998-01-21 Advanced Micro Devices, Inc. Servoregelkreissteuerung
JPH07121181A (ja) * 1993-10-27 1995-05-12 Sony Corp 音声情報処理装置
US5946696A (en) * 1996-05-31 1999-08-31 Microsoft Corporation Object property lists
US5774135A (en) * 1996-11-05 1998-06-30 Vlsi, Technology, Inc. Non-contiguous memory location addressing scheme
US6026417A (en) * 1997-05-02 2000-02-15 Microsoft Corporation Desktop publishing software for automatically changing the layout of content-filled documents
JP5235692B2 (ja) * 2009-01-15 2013-07-10 三菱電機株式会社 データアクセス装置及びデータアクセスプログラム
US8671082B1 (en) 2009-02-26 2014-03-11 Netapp, Inc. Use of predefined block pointers to reduce duplicate storage of certain data in a storage subsystem of a storage server
WO2017056310A1 (ja) * 2015-10-02 2017-04-06 株式会社日立製作所 計算機および計算機の制御方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3955180A (en) * 1974-01-02 1976-05-04 Honeywell Information Systems Inc. Table driven emulation system
US4495569A (en) * 1982-06-28 1985-01-22 Mitsubishi Denki Kabushiki Kaisha Interrupt control for multiprocessor system with storage data controlling processor interrupted by devices
US4636974A (en) * 1983-10-04 1987-01-13 Hughes Aircraft Company Method and apparatus for transferring data between operationally-juxtaposed memories and knowledge-retrieving systems utilizing same
US4855903A (en) * 1984-12-20 1989-08-08 State University Of New York Topologically-distributed-memory multiprocessor computer
US4837688A (en) * 1986-07-25 1989-06-06 International Business Machines Corporation Multi-channel shared resource processor
US4805094A (en) * 1986-08-27 1989-02-14 American Telephone & Telegraph Company Multi-channel memory access circuit
US4818932A (en) * 1986-09-25 1989-04-04 Tektronix, Inc. Concurrent memory access system
EP0261751A3 (de) * 1986-09-25 1990-07-18 Tektronix, Inc. Simultanes Speicherzugriffssystem
US4967392A (en) * 1988-07-27 1990-10-30 Alliant Computer Systems Corporation Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of display screen scanlines

Also Published As

Publication number Publication date
DE69031529T2 (de) 1998-02-19
EP0426111A3 (en) 1992-03-18
EP0426111B1 (de) 1997-10-01
JPH03147013A (ja) 1991-06-24
US5210852A (en) 1993-05-11
EP0426111A2 (de) 1991-05-08

Similar Documents

Publication Publication Date Title
NO972058D0 (no) Brönn styresystem
DE68925046D1 (de) Konfigurationssteuerungssystem
NO892702L (no) Kontrollsystem.
DE69220682D1 (de) Regelsystem
DK313589A (da) Formastersystem
DE69031794D1 (de) Aufhängungssteuersystem
DE69030127D1 (de) Speicherschnittstellensteuerung
DE68926456D1 (de) Lastempfindliches flussamplifiziertes steuerungssystem
DE68918714D1 (de) Spurzugangsregelsystem.
DE69029628D1 (de) Aufhängungsregelsystem
DE68925048D1 (de) Direktspeicherzugriffssteuerung
DE68917647D1 (de) Multiprozessorsteuerungssystem.
DE59109120D1 (de) Steuerungssystem
DE68927015D1 (de) Direktspeicherzugriffssteuerung
DE69032145D1 (de) Schnittstellensteuerungssystem
DE68925633D1 (de) Cnc-steuerungssystem
DE68928774D1 (de) Kamarasystem
DE69030439D1 (de) Fingerbetätigbare steuergeräte
DE69031529D1 (de) Speichersteuerungssystem
DE69030816D1 (de) Serielle steuereinheit
EP0415433A3 (en) Main memory control system
DE3855284D1 (de) Direktspeicherzugriffssteuerung
DE59005954D1 (de) Regelsystem.
NO903611D0 (no) Styreventil.
DE3751693D1 (de) Speicherzugriffsteuerung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee