DE69030022D1 - Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen - Google Patents

Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen

Info

Publication number
DE69030022D1
DE69030022D1 DE69030022T DE69030022T DE69030022D1 DE 69030022 D1 DE69030022 D1 DE 69030022D1 DE 69030022 T DE69030022 T DE 69030022T DE 69030022 T DE69030022 T DE 69030022T DE 69030022 D1 DE69030022 D1 DE 69030022D1
Authority
DE
Germany
Prior art keywords
random access
access memory
specifying non
cacheable addresses
cacheable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69030022T
Other languages
English (en)
Other versions
DE380438T1 (de
Inventor
Garry W Thome
James H Nuckols
Raul R Culley
Gary L Brasher
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Application granted granted Critical
Publication of DE69030022D1 publication Critical patent/DE69030022D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
DE69030022T 1989-05-19 1990-05-11 Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen Expired - Lifetime DE69030022D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/354,513 US5210847A (en) 1989-05-19 1989-05-19 Noncacheable address random access memory

Publications (1)

Publication Number Publication Date
DE69030022D1 true DE69030022D1 (de) 1997-04-10

Family

ID=23393673

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69030022T Expired - Lifetime DE69030022D1 (de) 1989-05-19 1990-05-11 Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen

Country Status (6)

Country Link
US (1) US5210847A (de)
EP (1) EP0398189B1 (de)
JP (1) JPH0395650A (de)
KR (1) KR900018820A (de)
CA (1) CA2016544A1 (de)
DE (1) DE69030022D1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6009495A (en) * 1989-12-29 1999-12-28 Packard Bell Nec Protected address range in an electrically erasable programmable read only memory
EP0809185B1 (de) * 1990-09-18 1999-12-08 Fujitsu Limited Verfahren zur Vervielfältigung eines geteilten Speichers
US5625793A (en) * 1991-04-15 1997-04-29 International Business Machines Corporation Automatic cache bypass for instructions exhibiting poor cache hit ratio
EP0525308A1 (de) * 1991-07-31 1993-02-03 International Business Machines Corporation Speicherabbildung für einen Prozessor-Cache-Speicher
US5319767A (en) * 1992-06-29 1994-06-07 The United States Of America As Represented By The Secretary Of The Navy Slave controller for effecting a block transfer of sixteen bit words between a memory and a data transfer bus
US5678025A (en) * 1992-12-30 1997-10-14 Intel Corporation Cache coherency maintenance of non-cache supporting buses
US5572700A (en) * 1993-04-30 1996-11-05 Intel Corporation Cache access controller and method for permitting caching of information in selected cache lines
US5893154A (en) * 1993-07-06 1999-04-06 Intel Corporation CPU write-back cache coherency mechanism that transeers data from a cache memory to a main memory before access of the main memory by an alternate bus master
US5551006A (en) * 1993-09-30 1996-08-27 Intel Corporation Low cost writethrough cache coherency apparatus and method for computer systems without a cache supporting bus
US5890216A (en) * 1995-04-21 1999-03-30 International Business Machines Corporation Apparatus and method for decreasing the access time to non-cacheable address space in a computer system
US6044441A (en) * 1995-09-29 2000-03-28 Intel Corporation Method and apparatus for encoding valid and invalid states in a cache with an invalid pattern
US5951657A (en) * 1996-06-19 1999-09-14 Wisconsin Alumni Research Foundation Cacheable interface control registers for high speed data transfer
US6021470A (en) * 1997-03-17 2000-02-01 Oracle Corporation Method and apparatus for selective data caching implemented with noncacheable and cacheable data for improved cache performance in a computer networking system
US6629187B1 (en) 2000-02-18 2003-09-30 Texas Instruments Incorporated Cache memory controlled by system address properties
US6564299B1 (en) * 2001-07-30 2003-05-13 Lsi Logic Corporation Method and apparatus for defining cacheable address ranges
US20090089515A1 (en) * 2007-10-02 2009-04-02 Qualcomm Incorporated Memory Controller for Performing Memory Block Initialization and Copy

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4665506A (en) * 1983-01-03 1987-05-12 Texas Instruments Incorporated Memory system with write protection
US4622631B1 (en) * 1983-12-30 1996-04-09 Recognition Int Inc Data processing system having a data coherence solution
US4669043A (en) * 1984-02-17 1987-05-26 Signetics Corporation Memory access controller
US4899275A (en) * 1985-02-22 1990-02-06 Intergraph Corporation Cache-MMU system
IT1183808B (it) * 1985-04-30 1987-10-22 Olivetti & Co Spa Circuito elettronico per collegare un microprocessore ad una memoria ad elevata capacita
US4831581A (en) * 1987-02-24 1989-05-16 Digital Equipment Corporation Central processor unit for digital data processing system including cache management mechanism
CA1315011C (en) * 1987-09-28 1993-03-23 Paul R. Culley System for fast selection of non-cacheable address ranges using programmed array logic
US5091850A (en) * 1987-09-28 1992-02-25 Compaq Computer Corporation System for fast selection of non-cacheable address ranges using programmed array logic
US5056015A (en) * 1988-03-23 1991-10-08 Du Pont Pixel Systems Limited Architectures for serial or parallel loading of writable control store
US4992930A (en) * 1988-05-09 1991-02-12 Bull Hn Information Systems Inc. Synchronous cache memory system incorporating tie-breaker apparatus for maintaining cache coherency using a duplicate directory
US5045998A (en) * 1988-05-26 1991-09-03 International Business Machines Corporation Method and apparatus for selectively posting write cycles using the 82385 cache controller

Also Published As

Publication number Publication date
CA2016544A1 (en) 1990-11-19
KR900018820A (ko) 1990-12-22
US5210847A (en) 1993-05-11
JPH0395650A (ja) 1991-04-22
EP0398189A3 (de) 1991-10-23
EP0398189A2 (de) 1990-11-22
EP0398189B1 (de) 1997-03-05

Similar Documents

Publication Publication Date Title
DE69027348T2 (de) Speicherblockadressenermittlungsschaltkreis
BR8801568A (pt) Disposicao e processo de enderecamento de memoria
DE69016094D1 (de) Video-Direktzugriffsspeicher.
BR8702319A (pt) Unidade de armazenamento de acesso direto
DE69030022D1 (de) Direktzugriffsspeicher zur Angabe von nichtcachespeicherbaren Adressen
DE3876415T2 (de) Dynamischer direktzugriffsspeicher.
DE69329788T2 (de) Direktzugriffspeicherentwurf
DE69023568D1 (de) Cache-Speicheranordnung.
DE69027907D1 (de) Datenspeicherzugriff
KR880700425A (ko) 스태틱 랜덤 엑세스 메모리
DE69016697T2 (de) Video-Direktzugriffsspeicher.
DE68919718T2 (de) Pseudo-statischer Direktzugriffspeicher.
DK537987D0 (da) Indirekte domaeneadressering
DE69020764T4 (de) Speicheradressierung.
DE69031243T2 (de) Dynamische wahlfreie Speichereinrichtung
DE69125542D1 (de) Dynamischer Direktzugriffspeicher
DE68925361T2 (de) Direktzugriffsspeicher mit Seitenadressierungsmodus
KR900012274A (ko) 다이나믹 랜덤억세스 메모리장치
DE69129524D1 (de) Gerät zur Speicheradressierung
DE3855148D1 (de) Speicheradressengenerator
DE69022198D1 (de) Speicherzugriffsverfahren-und-Vorrichtung.
DE69031324D1 (de) Inhaltsadressierbarer Speicher
DE69025268T2 (de) Schaltungsanordnung zur erweiterten Adressierung
GB2242548B (en) Testing random access memories
NO921897L (no) Oppbevaringskasse

Legal Events

Date Code Title Description
8332 No legal effect for de