DE69023568T2 - Cache-Speicheranordnung. - Google Patents
Cache-Speicheranordnung.Info
- Publication number
- DE69023568T2 DE69023568T2 DE69023568T DE69023568T DE69023568T2 DE 69023568 T2 DE69023568 T2 DE 69023568T2 DE 69023568 T DE69023568 T DE 69023568T DE 69023568 T DE69023568 T DE 69023568T DE 69023568 T2 DE69023568 T2 DE 69023568T2
- Authority
- DE
- Germany
- Prior art keywords
- cache memory
- memory arrangement
- arrangement
- cache
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6024—History based prefetching
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/390,587 US5233702A (en) | 1989-08-07 | 1989-08-07 | Cache miss facility with stored sequences for data fetching |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69023568D1 DE69023568D1 (de) | 1995-12-21 |
DE69023568T2 true DE69023568T2 (de) | 1996-06-13 |
Family
ID=23543075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69023568T Expired - Fee Related DE69023568T2 (de) | 1989-08-07 | 1990-05-09 | Cache-Speicheranordnung. |
Country Status (4)
Country | Link |
---|---|
US (1) | US5233702A (de) |
EP (1) | EP0412247B1 (de) |
JP (1) | JPH0371354A (de) |
DE (1) | DE69023568T2 (de) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5829030A (en) * | 1990-11-05 | 1998-10-27 | Mitsubishi Denki Kabushiki Kaisha | System for performing cache flush transactions from interconnected processor modules to paired memory modules |
JP2641819B2 (ja) * | 1990-11-05 | 1997-08-20 | 三菱電機株式会社 | キャッシュ・コントローラ並びにフォールト・トレラント・コンピュータ及びそのデータ転送方式 |
US5625793A (en) * | 1991-04-15 | 1997-04-29 | International Business Machines Corporation | Automatic cache bypass for instructions exhibiting poor cache hit ratio |
SE469402B (sv) * | 1991-05-02 | 1993-06-28 | Swedish Inst Of Computer Scien | Foerfarande foer att haemta data till ett cache-minne |
GB2260628A (en) * | 1991-10-11 | 1993-04-21 | Intel Corp | Line buffer for cache memory |
US5386526A (en) * | 1991-10-18 | 1995-01-31 | Sun Microsystems, Inc. | Cache memory controller and method for reducing CPU idle time by fetching data during a cache fill |
US5495591A (en) * | 1992-06-30 | 1996-02-27 | Bull Hn Information Systems Inc. | Method and system for cache miss prediction based on previous cache access requests |
US5471602A (en) * | 1992-07-31 | 1995-11-28 | Hewlett-Packard Company | System and method of scoreboarding individual cache line segments |
US5404484A (en) * | 1992-09-16 | 1995-04-04 | Hewlett-Packard Company | Cache system for reducing memory latency times |
US5603008A (en) * | 1992-09-30 | 1997-02-11 | Amdahl Corporation | Computer system having cache memories with independently validated keys in the TLB |
JPH06180669A (ja) * | 1992-12-14 | 1994-06-28 | Nec Niigata Ltd | キャッシュシステム |
EP0624844A2 (de) * | 1993-05-11 | 1994-11-17 | International Business Machines Corporation | Völlig integrierte Cache-Speicherarchitektur |
US5640531A (en) * | 1993-06-22 | 1997-06-17 | Unisys Corporation | Enhanced computer operational system using auxiliary mini-cache for enhancement to general cache |
JP2596712B2 (ja) * | 1993-07-01 | 1997-04-02 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 近接した分岐命令を含む命令の実行を管理するシステム及び方法 |
JP3261239B2 (ja) * | 1993-07-27 | 2002-02-25 | 富士通株式会社 | データ転送の一括化処理方法 |
US5813028A (en) * | 1993-10-12 | 1998-09-22 | Texas Instruments Incorporated | Cache read miss request invalidation prevention method |
US5761450A (en) * | 1994-02-24 | 1998-06-02 | Intel Corporation | Bus bridge circuit flushing buffer to a bus during one acquire/relinquish cycle by providing empty address indications |
TW233354B (en) * | 1994-03-04 | 1994-11-01 | Motorola Inc | Data processor with memory cache and method of operation |
US5787465A (en) * | 1994-07-01 | 1998-07-28 | Digital Equipment Corporation | Destination indexed miss status holding registers |
US5721956A (en) * | 1995-05-15 | 1998-02-24 | Lucent Technologies Inc. | Method and apparatus for selective buffering of pages to provide continuous media data to multiple users |
US5765190A (en) * | 1996-04-12 | 1998-06-09 | Motorola Inc. | Cache memory in a data processing system |
US5915262A (en) * | 1996-07-22 | 1999-06-22 | Advanced Micro Devices, Inc. | Cache system and method using tagged cache lines for matching cache strategy to I/O application |
US5857213A (en) * | 1996-12-06 | 1999-01-05 | International Business Machines Corporation | Method for extraction of a variable length record from fixed length sectors on a disk drive and for reblocking remaining records in a disk track |
US6035424A (en) * | 1996-12-09 | 2000-03-07 | International Business Machines Corporation | Method and apparatus for tracking processing of a command |
US6000011A (en) * | 1996-12-09 | 1999-12-07 | International Business Machines Corporation | Multi-entry fully associative transition cache |
EP0855645A3 (de) * | 1996-12-31 | 2000-05-24 | Texas Instruments Incorporated | System und Verfahren zu spekulativer Befehlausführung mit Datenvorausladen |
US6185660B1 (en) * | 1997-09-23 | 2001-02-06 | Hewlett-Packard Company | Pending access queue for providing data to a target register during an intermediate pipeline phase after a computer cache miss |
US6263404B1 (en) | 1997-11-21 | 2001-07-17 | International Business Machines Corporation | Accessing data from a multiple entry fully associative cache buffer in a multithread data processing system |
US20020046204A1 (en) * | 2000-08-25 | 2002-04-18 | Hayes Scott R. | Heuristic automated method for ideal bufferpool tuning in a computer database |
US6892279B2 (en) | 2000-11-30 | 2005-05-10 | Mosaid Technologies Incorporated | Method and apparatus for accelerating retrieval of data from a memory system with cache by reducing latency |
US6587920B2 (en) | 2000-11-30 | 2003-07-01 | Mosaid Technologies Incorporated | Method and apparatus for reducing latency in a memory system |
US20110314226A1 (en) * | 2010-06-16 | 2011-12-22 | Byungcheol Cho | Semiconductor storage device based cache manager |
US10061706B2 (en) * | 2015-07-27 | 2018-08-28 | Datrium, Inc. | System and method for eviction and replacement in large content-addressable flash caches |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4370710A (en) * | 1980-08-26 | 1983-01-25 | Control Data Corporation | Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses |
US4429363A (en) * | 1981-10-15 | 1984-01-31 | International Business Machines Corporation | Method and apparatus for managing data movements from a backing store to a caching buffer store |
US4689765A (en) * | 1983-01-28 | 1987-08-25 | Digital Equipment Corporation | Groups of tag signals for data store in multi-plane set of buffers |
US4669043A (en) * | 1984-02-17 | 1987-05-26 | Signetics Corporation | Memory access controller |
US4899275A (en) * | 1985-02-22 | 1990-02-06 | Intergraph Corporation | Cache-MMU system |
US4845664A (en) * | 1986-09-15 | 1989-07-04 | International Business Machines Corp. | On-chip bit reordering structure |
US4933837A (en) * | 1986-12-01 | 1990-06-12 | Advanced Micro Devices, Inc. | Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories |
US4980823A (en) * | 1987-06-22 | 1990-12-25 | International Business Machines Corporation | Sequential prefetching with deconfirmation |
JPH07113903B2 (ja) * | 1987-06-26 | 1995-12-06 | 株式会社日立製作所 | キャッシュ記憶制御方式 |
US4882642A (en) * | 1987-07-02 | 1989-11-21 | International Business Machines Corporation | Sequentially processing data in a cached data storage system |
US4926323A (en) * | 1988-03-03 | 1990-05-15 | Advanced Micro Devices, Inc. | Streamlined instruction processor |
US5109495A (en) * | 1989-02-03 | 1992-04-28 | Digital Equipment Corp. | Method and apparatus using a source operand list and a source operand pointer queue between the execution unit and the instruction decoding and operand processing units of a pipelined data processor |
-
1989
- 1989-08-07 US US07/390,587 patent/US5233702A/en not_active Expired - Fee Related
-
1990
- 1990-05-09 DE DE69023568T patent/DE69023568T2/de not_active Expired - Fee Related
- 1990-05-09 EP EP90108712A patent/EP0412247B1/de not_active Expired - Lifetime
- 1990-08-03 JP JP2205331A patent/JPH0371354A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
US5233702A (en) | 1993-08-03 |
EP0412247B1 (de) | 1995-11-15 |
JPH0371354A (ja) | 1991-03-27 |
DE69023568D1 (de) | 1995-12-21 |
JPH0561663B2 (de) | 1993-09-06 |
EP0412247A2 (de) | 1991-02-13 |
EP0412247A3 (en) | 1991-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69023568T2 (de) | Cache-Speicheranordnung. | |
DE69130580D1 (de) | Cache-Speicheranordnung | |
DE68923863D1 (de) | Ein-/Ausgabecachespeicherung. | |
DE69329080D1 (de) | Cache-Speicher | |
FI906314A0 (fi) | Elektroniskt artikeloevervakningssystem innehaollande en extra givare. | |
FI912578A0 (fi) | Funktionsenhet. | |
DE69020764D1 (de) | Speicheradressierung. | |
NL194178B (nl) | Halfgeleidergeheugeneenheid. | |
DE3873388T2 (de) | Cache-speicher. | |
FI890803A (fi) | Inmatningssystem foer braennluft i en aotervinningspanna. | |
DE68924945T2 (de) | Pufferspeicheranordnung. | |
NO900493L (no) | Dobbeltdoer-anordning. | |
DE69131338D1 (de) | Cache-Speicheranordnung | |
DE3850608D1 (de) | Cache-Speicheranordnung. | |
DE3887862T2 (de) | Cache-Speichervorrichtung. | |
DE69001478D1 (de) | Kuehlschrank. | |
DE68921869T2 (de) | Ein-/Ausgabebuscachespeicherung. | |
FI905889A (fi) | Basiska polysackarider. | |
NO902885L (no) | Mikrobicider. | |
FI901851A0 (fi) | Extra stroemkaella foer foerprocessor. | |
DE69020913T2 (de) | Speicherdaten - Synthesizer. | |
FI893693A0 (fi) | Stock foer avskrapningsanordning foer hudar. | |
FI890255A (fi) | Lyftare foer innertaksskivor i byggnader. | |
FI890801A (fi) | Faestmekanism foer kapsvaerd i en lastereharvester/faellhuvud. | |
FI890091A0 (fi) | I bilens elkrets anslutningsbar uppvindningsanordning foer elledning. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |