DE69021446T2 - Programmierbares Binärsignal-Verzögerungsverfahren und Anwendung auf ein Fehlerkorrigierkode-Verfahren. - Google Patents

Programmierbares Binärsignal-Verzögerungsverfahren und Anwendung auf ein Fehlerkorrigierkode-Verfahren.

Info

Publication number
DE69021446T2
DE69021446T2 DE69021446T DE69021446T DE69021446T2 DE 69021446 T2 DE69021446 T2 DE 69021446T2 DE 69021446 T DE69021446 T DE 69021446T DE 69021446 T DE69021446 T DE 69021446T DE 69021446 T2 DE69021446 T2 DE 69021446T2
Authority
DE
Germany
Prior art keywords
application
error correction
correction code
binary signal
signal delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69021446T
Other languages
English (en)
Other versions
DE69021446D1 (de
Inventor
Pascal Butel
Alain Dahiot
Joel Ferrier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics NV filed Critical Philips Electronics NV
Publication of DE69021446D1 publication Critical patent/DE69021446D1/de
Application granted granted Critical
Publication of DE69021446T2 publication Critical patent/DE69021446T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/104Delay lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Pulse Circuits (AREA)
  • Error Detection And Correction (AREA)
DE69021446T 1989-05-30 1990-05-25 Programmierbares Binärsignal-Verzögerungsverfahren und Anwendung auf ein Fehlerkorrigierkode-Verfahren. Expired - Fee Related DE69021446T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8907099A FR2647988A1 (fr) 1989-05-30 1989-05-30 Dispositif de retard d'un signal numerique programmable et application a un dispositif de code correcteur d'erreurs

Publications (2)

Publication Number Publication Date
DE69021446D1 DE69021446D1 (de) 1995-09-14
DE69021446T2 true DE69021446T2 (de) 1996-03-14

Family

ID=9382168

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69021446T Expired - Fee Related DE69021446T2 (de) 1989-05-30 1990-05-25 Programmierbares Binärsignal-Verzögerungsverfahren und Anwendung auf ein Fehlerkorrigierkode-Verfahren.

Country Status (5)

Country Link
US (1) US5150066A (de)
EP (1) EP0400734B1 (de)
JP (1) JP3173779B2 (de)
DE (1) DE69021446T2 (de)
FR (1) FR2647988A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10052210A1 (de) * 2000-10-20 2002-05-08 Infineon Technologies Ag Integrierte Schaltung mit einer synchronen und asynchronen Schaltung sowie Verfahren zum Betrieb einer solchen integrierten Schaltung

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2561428Y2 (ja) * 1992-09-11 1998-01-28 茂 萩原 溶接用エンドタブ
US5574866A (en) * 1993-04-05 1996-11-12 Zenith Data Systems Corporation Method and apparatus for providing a data write signal with a programmable duration
US5758130A (en) * 1995-08-04 1998-05-26 Apple Computer, Inc. Digital signal distribution for long and short paths
US6169437B1 (en) * 1999-08-02 2001-01-02 Motorola, Inc. Variable delay module

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829843A (en) * 1973-04-04 1974-08-13 Bell Telephone Labor Inc Readout circuitry for elastic data bit stores
US4001599A (en) * 1974-09-17 1977-01-04 Whirlpool Corporation Appliance programmer with integrated circuit
DE3507326A1 (de) * 1985-03-01 1986-09-04 Siemens AG, 1000 Berlin und 8000 München Anordnung zur zeitverzoegerten weiterleitung von seriell auftretenden digitalen datenfolgen
JPS6234438A (ja) * 1985-08-07 1987-02-14 Nippon Telegr & Teleph Corp <Ntt> エラステイツクストアメモリ回路
US4825109A (en) * 1986-06-13 1989-04-25 American Home Products Corporation Digital delay circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10052210A1 (de) * 2000-10-20 2002-05-08 Infineon Technologies Ag Integrierte Schaltung mit einer synchronen und asynchronen Schaltung sowie Verfahren zum Betrieb einer solchen integrierten Schaltung
DE10052210B4 (de) * 2000-10-20 2004-12-23 Infineon Technologies Ag Integrierte Schaltung mit einer synchronen und asynchronen Schaltung sowie Verfahren zum Betrieb einer solchen integrierten Schaltung

Also Published As

Publication number Publication date
DE69021446D1 (de) 1995-09-14
JPH0329519A (ja) 1991-02-07
EP0400734A1 (de) 1990-12-05
JP3173779B2 (ja) 2001-06-04
FR2647988A1 (fr) 1990-12-07
US5150066A (en) 1992-09-22
EP0400734B1 (de) 1995-08-09

Similar Documents

Publication Publication Date Title
DE68900416D1 (de) Poroese steife harze und herstellungsverfahren.
DE3750073D1 (de) Programmierbare Folgesteuerung.
DE69020306D1 (de) Programmierbare logische Steuerungseinheiten.
DE68917235T2 (de) Programmierbare logische Schaltung.
DE68917188D1 (de) Kode-Fehler-Korrekturgerät.
DE68911941T2 (de) Gefässprothese.
DE3889276T2 (de) Digitaler Vormodulationsfilter.
FI883790A (fi) En kombinerad analog/digital frekvensmodulator.
DE68921161D1 (de) Programmierbares digitales Filter.
DE69023680T2 (de) Steuerungsverfahren und Schaltung für Entladungslampen.
DE69021919T2 (de) Digitales Modulationsverfahren.
DE68916020D1 (de) Auftragemethode.
DE69021446D1 (de) Programmierbares Binärsignal-Verzögerungsverfahren und Anwendung auf ein Fehlerkorrigierkode-Verfahren.
DE3887498D1 (de) Programmierbares kodiersystem.
NO910414L (no) Slamfiltreringsprosess.
BR9007485A (pt) Armacao de uma bucha cilindrica,e,metodo de montagem de uma bucha
DE3689295T2 (de) Programmierbare Folgesteuerung.
DE68920240D1 (de) VERFAHREN ZUR HERSTELLUNG KERAMISCHER SUPRALEITER AUF BASIS VON Bi-Ca-Sr-Cu-O, Tl-Ca-Sr-Cu-O UND Tl-Ba-Ca-Cu-O.
DE68910621T2 (de) Nichtlineare spannungsabhängige Widerstände.
DE3878376D1 (de) Programmierbares muldex.
DE59009875D1 (de) Modifizierung von Polyarylensulfiden.
DE3583405D1 (de) Programmierbare steuereinheit.
DE3879138D1 (de) Digitales vormodulationsfilter.
DE69020398T2 (de) Digitales Servosteuergerät.
IT8920455V0 (it) Orologio da polso.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N

8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee