DE69015563D1 - Verfahren für den Verschluss einer Halbleiteranordnung. - Google Patents

Verfahren für den Verschluss einer Halbleiteranordnung.

Info

Publication number
DE69015563D1
DE69015563D1 DE69015563T DE69015563T DE69015563D1 DE 69015563 D1 DE69015563 D1 DE 69015563D1 DE 69015563 T DE69015563 T DE 69015563T DE 69015563 T DE69015563 T DE 69015563T DE 69015563 D1 DE69015563 D1 DE 69015563D1
Authority
DE
Germany
Prior art keywords
sealing
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69015563T
Other languages
English (en)
Other versions
DE69015563T2 (de
Inventor
Katsuro Hiraiwa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69015563D1 publication Critical patent/DE69015563D1/de
Application granted granted Critical
Publication of DE69015563T2 publication Critical patent/DE69015563T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
DE69015563T 1989-10-20 1990-10-19 Verfahren für den Verschluss einer Halbleiteranordnung. Expired - Fee Related DE69015563T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1271860A JPH03135051A (ja) 1989-10-20 1989-10-20 半導体装置の封止方法

Publications (2)

Publication Number Publication Date
DE69015563D1 true DE69015563D1 (de) 1995-02-09
DE69015563T2 DE69015563T2 (de) 1995-05-04

Family

ID=17505900

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69015563T Expired - Fee Related DE69015563T2 (de) 1989-10-20 1990-10-19 Verfahren für den Verschluss einer Halbleiteranordnung.

Country Status (4)

Country Link
EP (1) EP0424278B1 (de)
JP (1) JPH03135051A (de)
KR (1) KR940001887B1 (de)
DE (1) DE69015563T2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801074A (en) * 1996-02-20 1998-09-01 Kim; Jong Tae Method of making an air tight cavity in an assembly package
US6325886B1 (en) * 2000-02-14 2001-12-04 Redwood Microsystems, Inc. Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby
JP2009267272A (ja) * 2008-04-29 2009-11-12 New Japan Radio Co Ltd 半導体中空パッケージ及びその製造方法
CN104362119A (zh) * 2014-11-25 2015-02-18 靖江先锋半导体科技有限公司 一种led刻蚀机托盘结构
WO2018225511A1 (ja) * 2017-06-08 2018-12-13 Ｎｇｋエレクトロデバイス株式会社 蓋体、電子装置の製造方法および電子装置

Also Published As

Publication number Publication date
EP0424278B1 (de) 1994-12-28
JPH03135051A (ja) 1991-06-10
EP0424278A1 (de) 1991-04-24
KR940001887B1 (ko) 1994-03-10
KR910008837A (ko) 1991-05-31
DE69015563T2 (de) 1995-05-04

Similar Documents

Publication Publication Date Title
DE69022087T2 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE3775211D1 (de) Verfahren zur eichung einer werkzeugmaschine.
DE3684759D1 (de) Verfahren zur herstellungeiner halbleitervorrichtung.
DE3583934D1 (de) Verfahren zum herstellen einer halbleiterverbundanordnung.
DE68917995T2 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE3686600T2 (de) Verfahren zum herstellen einer harzumhuellten halbleiteranordnung.
DE69431565D1 (de) Verfahren zum herstellung einer kontaktstruktur für verbindungen, zwischenstück, halbleiteranordnung
DE68919549D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE68907507D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE68920094D1 (de) Verfahren zum Herstellen einer Halbleiteranordnung.
DE68906034D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE3784605T2 (de) Verfahren zum herstellen einer halbleitervorrichtung und halbleitervorrichtung.
DE3671324D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE69112693D1 (de) Verfahren zur Einkapselung einer Halbleitervorrichtung.
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3877282D1 (de) Verfahren zum herstellen einer halbleiter-vorrichtung.
DE3780936D1 (de) Verfahren zum herstellen einer halbleitervorrichtung.
DE68903008D1 (de) Verfahren zur ziehung eines halbleiter-kristalls.
DE69022710T2 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE68922085T2 (de) Halbleiteranordung und Verfahren zum Herstellen einer Halbleiteranordung.
DE69018884D1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung.
DE69015563T2 (de) Verfahren für den Verschluss einer Halbleiteranordnung.
DE3482526D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE3482432D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE68912752D1 (de) Verfahren zum Positionieren von Schellen an den Enden von Schläuchen.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee