DE68927691D1 - Datenprozessor zur Ausführung der Division von Vorzeichenzahlen in nur wenigen Programmschritten - Google Patents

Datenprozessor zur Ausführung der Division von Vorzeichenzahlen in nur wenigen Programmschritten

Info

Publication number
DE68927691D1
DE68927691D1 DE68927691T DE68927691T DE68927691D1 DE 68927691 D1 DE68927691 D1 DE 68927691D1 DE 68927691 T DE68927691 T DE 68927691T DE 68927691 T DE68927691 T DE 68927691T DE 68927691 D1 DE68927691 D1 DE 68927691D1
Authority
DE
Germany
Prior art keywords
division
executing
data processor
program steps
few program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68927691T
Other languages
English (en)
Other versions
DE68927691T2 (de
Inventor
Masahiro Nomura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE68927691D1 publication Critical patent/DE68927691D1/de
Publication of DE68927691T2 publication Critical patent/DE68927691T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5353—Restoring division

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
DE68927691T 1988-07-13 1989-07-13 Datenprozessor zur Ausführung der Division von Vorzeichenzahlen in nur wenigen Programmschritten Expired - Fee Related DE68927691T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17580488 1988-07-13

Publications (2)

Publication Number Publication Date
DE68927691D1 true DE68927691D1 (de) 1997-03-06
DE68927691T2 DE68927691T2 (de) 1997-08-14

Family

ID=16002532

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68927691T Expired - Fee Related DE68927691T2 (de) 1988-07-13 1989-07-13 Datenprozessor zur Ausführung der Division von Vorzeichenzahlen in nur wenigen Programmschritten

Country Status (4)

Country Link
US (1) US5107453A (de)
EP (1) EP0350928B1 (de)
JP (1) JP3098242B2 (de)
DE (1) DE68927691T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2984463B2 (ja) * 1991-06-24 1999-11-29 株式会社日立製作所 マイクロコンピュータ
FR2693571B1 (fr) * 1992-07-13 1994-09-30 Texas Instruments France Système de traitement de données dont le programme de commande comporte des instructions dépendant de paramètres d'état.
EP0650613A1 (de) * 1992-07-13 1995-05-03 Texas Instruments France Datenverarbeitungssystem mit einer vorrichtung zur behandlung von programmeschleifen.
US5426600A (en) * 1993-09-27 1995-06-20 Hitachi America, Ltd. Double precision division circuit and method for digital signal processor
US6058473A (en) * 1993-11-30 2000-05-02 Texas Instruments Incorporated Memory store from a register pair conditional upon a selected status bit
US5831877A (en) * 1995-05-26 1998-11-03 National Semiconductor Corporation Bit searching through 8, 16, or 32 bit operands using a 32 bit data path
US5754460A (en) * 1995-05-26 1998-05-19 National Semiconductor Corporation Method for performing signed division
EP1291764A1 (de) * 1995-10-20 2003-03-12 Kabushiki Kaisha Toshiba Logische Schaltung und Verfahren zu deren Entwurf
US7174358B2 (en) * 2002-11-15 2007-02-06 Broadcom Corporation System, method, and apparatus for division coupled with truncation of signed binary numbers
US7165086B2 (en) * 2002-11-15 2007-01-16 Broadcom Corporation System, method, and apparatus for division coupled with rounding of signed binary numbers

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB742464A (en) * 1950-12-22 1955-12-30 Nat Res Dev Improvements in or relating to binary digital computing apparatus
NL288833A (de) * 1962-02-12
FR2507783A1 (fr) * 1981-06-16 1982-12-17 Thomson Csf Dispositif de calcul de l'argument d'un signal complexe defini par ses deux composantes en quadrature et application a un signal radar
JPS61101835A (ja) * 1984-10-23 1986-05-20 Matsushita Electric Ind Co Ltd 除算回路
US4742480A (en) * 1985-06-06 1988-05-03 Motorola, Inc. Cycle counter/shifter for division
JPS62285137A (ja) * 1986-06-04 1987-12-11 Hitachi Ltd デイジタル信号処理プロセツサ
GB2202974A (en) * 1987-03-31 1988-10-05 Plessey Co Plc Digital divider
JPH0786826B2 (ja) * 1988-07-19 1995-09-20 日本電気株式会社 整数除算回路
US4992968A (en) * 1989-02-17 1991-02-12 Digital Equipment Corporation Division method and apparatus including use of a Z--Z plot to select acceptable quotient bits

Also Published As

Publication number Publication date
JP3098242B2 (ja) 2000-10-16
EP0350928A2 (de) 1990-01-17
EP0350928A3 (de) 1991-11-06
DE68927691T2 (de) 1997-08-14
EP0350928B1 (de) 1997-01-22
US5107453A (en) 1992-04-21
JPH02125330A (ja) 1990-05-14

Similar Documents

Publication Publication Date Title
DE3884034D1 (de) Verfahren zur Überprüfung von Computersoftware.
DE68928693D1 (de) Verfahren zur Behandlung von digitalen Textdaten
DE3789724D1 (de) System zur Prüfung von interaktiver Software.
DE3751901D1 (de) Einrichtung zur Benutzung in einem Computer
IT1178039B (it) Tatuaggio rimovibile stampato su substrato translucido
DE3853336D1 (de) Rechnergraphikgerät zur Verarbeitung von Beleuchtungsmodellinformation.
DE69032468D1 (de) Uhrensynchronisation in einem rechnersystem
NO862523D0 (no) System for bestemmelse av en programvares riktighet i et databehandlingsapparat.
DE68926783D1 (de) Paralleler datenprozessor
DE3855011D1 (de) Graphisches Anzeigeverfahren
TR23402A (tr) Koyulastirilmis hipoklorit bilesimi
ATA126377A (de) System zur wiedergabe von impulsdaten
ATA226886A (de) Verfahren zur herstellung von bauteilen mit nur einem einzigen grundschalsteinelement
DE3650525D1 (de) Tablett zur Informationseingabe in einen Computer
DE68926189D1 (de) Verarbeitungsverfahren von Layoutdaten
DE3853077D1 (de) System zur bildung von wissensdaten.
ATA210888A (de) Verfahren zur herstellung von fluessigkeitsabsorbierenden acrylharzen
DE68927691D1 (de) Datenprozessor zur Ausführung der Division von Vorzeichenzahlen in nur wenigen Programmschritten
ATE52892T1 (de) Verfahren zur herstellung eines gewuerzes.
DE3783114D1 (de) Servomechanismus fuer eine aufzeichnungsplatte-wiedergabeanordnung.
DE68928505D1 (de) Elektronische Weltuhranordnung zur Zeitanzeige für verschiedene Weltteile
DE3876887D1 (de) Erzeugung von linien in einem anzeigesystem.
DE68916989D1 (de) Gerät zur Kantenbearbeitung von Platten.
ATA157489A (de) Verfahren zur aetzung von epoxid-harz
MX159991A (es) Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee