DE60333369D1 - Verfahren und gerät zur effizienten implementierung und auswertung von zustandsmaschinen und programmierbaren endlichen automaten - Google Patents

Verfahren und gerät zur effizienten implementierung und auswertung von zustandsmaschinen und programmierbaren endlichen automaten

Info

Publication number
DE60333369D1
DE60333369D1 DE60333369T DE60333369T DE60333369D1 DE 60333369 D1 DE60333369 D1 DE 60333369D1 DE 60333369 T DE60333369 T DE 60333369T DE 60333369 T DE60333369 T DE 60333369T DE 60333369 D1 DE60333369 D1 DE 60333369D1
Authority
DE
Germany
Prior art keywords
state
evaluation
node elements
interconnections
efficient implementation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60333369T
Other languages
English (en)
Inventor
Harshvardhan Sharangpani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cisco Systems Inc
Original Assignee
Cisco Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cisco Systems Inc filed Critical Cisco Systems Inc
Application granted granted Critical
Publication of DE60333369D1 publication Critical patent/DE60333369D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0426—Programming the control sequence
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/23—Pc programming
    • G05B2219/23289—State logic control, finite state, tasks, machine, fsm

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Logic Circuits (AREA)
  • Devices For Executing Special Programs (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Debugging And Monitoring (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Programmable Controllers (AREA)
  • Stored Programmes (AREA)
DE60333369T 2002-08-28 2003-08-28 Verfahren und gerät zur effizienten implementierung und auswertung von zustandsmaschinen und programmierbaren endlichen automaten Expired - Lifetime DE60333369D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US40683502P 2002-08-28 2002-08-28
US10/650,364 US7119577B2 (en) 2002-08-28 2003-08-27 Method and apparatus for efficient implementation and evaluation of state machines and programmable finite state automata
PCT/US2003/027292 WO2004021181A2 (en) 2002-08-28 2003-08-28 Method and apparatus for efficient implementation and evaluation of state machines and programmable finite state automata

Publications (1)

Publication Number Publication Date
DE60333369D1 true DE60333369D1 (de) 2010-08-26

Family

ID=31981440

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60333369T Expired - Lifetime DE60333369D1 (de) 2002-08-28 2003-08-28 Verfahren und gerät zur effizienten implementierung und auswertung von zustandsmaschinen und programmierbaren endlichen automaten

Country Status (9)

Country Link
US (1) US7119577B2 (de)
EP (1) EP1532496B1 (de)
JP (1) JP2005537550A (de)
KR (1) KR101033429B1 (de)
CN (1) CN1886705B (de)
AT (1) ATE474254T1 (de)
AU (1) AU2003270044A1 (de)
DE (1) DE60333369D1 (de)
WO (1) WO2004021181A2 (de)

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7363074B1 (en) * 2002-08-20 2008-04-22 Advanced Cardiovascular Systems, Inc. Coatings comprising self-assembled molecular structures and a method of delivering a drug using the same
US7451143B2 (en) * 2002-08-28 2008-11-11 Cisco Technology, Inc. Programmable rule processing apparatus for conducting high speed contextual searches and characterizations of patterns in data
US7085918B2 (en) * 2003-01-09 2006-08-01 Cisco Systems, Inc. Methods and apparatuses for evaluation of regular expressions of arbitrary size
US7464254B2 (en) * 2003-01-09 2008-12-09 Cisco Technology, Inc. Programmable processor apparatus integrating dedicated search registers and dedicated state machine registers with associated execution hardware to support rapid application of rulesets to data
US7508985B2 (en) * 2003-12-10 2009-03-24 International Business Machines Corporation Pattern-matching system
US7379858B2 (en) * 2004-02-17 2008-05-27 Intel Corporation Computation of all-pairs reaching probabilities in software systems
US8265920B1 (en) 2004-07-30 2012-09-11 Synopsys, Inc. Determining large-scale finite state machines using constraint relaxation
US8392590B2 (en) * 2004-09-10 2013-03-05 Cavium, Inc. Deterministic finite automata (DFA) processing
US8301788B2 (en) * 2004-09-10 2012-10-30 Cavium, Inc. Deterministic finite automata (DFA) instruction
US8560475B2 (en) * 2004-09-10 2013-10-15 Cavium, Inc. Content search mechanism that uses a deterministic finite automata (DFA) graph, a DFA state machine, and a walker process
US7356663B2 (en) * 2004-11-08 2008-04-08 Intruguard Devices, Inc. Layered memory architecture for deterministic finite automaton based string matching useful in network intrusion detection and prevention systems and apparatuses
US7630997B2 (en) * 2005-03-23 2009-12-08 Microsoft Corporation Systems and methods for efficiently compressing and decompressing markup language
US7693690B2 (en) * 2005-08-09 2010-04-06 Nec Laboratories America, Inc. Disjunctive image computation for sequential systems
US8464188B1 (en) * 2005-08-23 2013-06-11 The Mathworks, Inc. Multi-rate hierarchical state diagrams
US7499941B2 (en) * 2005-09-05 2009-03-03 Cisco Technology, Inc. Pipeline regular expression matching
US7593949B2 (en) * 2006-01-09 2009-09-22 Microsoft Corporation Compression of structured documents
US7890692B2 (en) * 2007-08-17 2011-02-15 Pandya Ashish A FSA context switch architecture for programmable intelligent search memory
US7996348B2 (en) * 2006-12-08 2011-08-09 Pandya Ashish A 100GBPS security and search architecture using programmable intelligent search memory (PRISM) that comprises one or more bit interval counters
US20110029549A1 (en) * 2006-12-08 2011-02-03 Pandya Ashish A Signature search architecture for programmable intelligent search memory
US9141557B2 (en) 2006-12-08 2015-09-22 Ashish A. Pandya Dynamic random access memory (DRAM) that comprises a programmable intelligent search memory (PRISM) and a cryptography processing engine
WO2008073824A1 (en) * 2006-12-08 2008-06-19 Pandya Ashish A Dynamic programmable intelligent search memory
US7899976B2 (en) * 2006-12-08 2011-03-01 Pandya Ashish A FSA extension architecture for programmable intelligent search memory
CN100437482C (zh) * 2006-12-31 2008-11-26 中国建设银行股份有限公司 应用软件的开发系统、生成方法及运行系统、运行方法
US7706980B2 (en) * 2007-02-01 2010-04-27 Bp Corporation North America Inc. Blowout preventer testing system and method
US9021582B2 (en) * 2007-04-24 2015-04-28 Juniper Networks, Inc. Parallelized pattern matching using non-deterministic finite automata
US8185896B2 (en) * 2007-08-27 2012-05-22 International Business Machines Corporation Method for data processing using a multi-tiered full-graph interconnect architecture
US8108545B2 (en) * 2007-08-27 2012-01-31 International Business Machines Corporation Packet coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architecture
US7958183B2 (en) 2007-08-27 2011-06-07 International Business Machines Corporation Performing collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architecture
US8140731B2 (en) * 2007-08-27 2012-03-20 International Business Machines Corporation System for data processing using a multi-tiered full-graph interconnect architecture
US8014387B2 (en) * 2007-08-27 2011-09-06 International Business Machines Corporation Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture
US7904590B2 (en) * 2007-08-27 2011-03-08 International Business Machines Corporation Routing information through a data processing system implementing a multi-tiered full-graph interconnect architecture
US7958182B2 (en) * 2007-08-27 2011-06-07 International Business Machines Corporation Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture
US7921316B2 (en) * 2007-09-11 2011-04-05 International Business Machines Corporation Cluster-wide system clock in a multi-tiered full-graph interconnect architecture
NL1034599C2 (nl) * 2007-10-30 2009-05-06 Univ Twente Werkwijze voor een gebeurtenis-gestuurd systeem.
US8819217B2 (en) * 2007-11-01 2014-08-26 Cavium, Inc. Intelligent graph walking
US8180803B2 (en) * 2007-11-27 2012-05-15 Cavium, Inc. Deterministic finite automata (DFA) graph compression
US7949683B2 (en) 2007-11-27 2011-05-24 Cavium Networks, Inc. Method and apparatus for traversing a compressed deterministic finite automata (DFA) graph
US8077602B2 (en) * 2008-02-01 2011-12-13 International Business Machines Corporation Performing dynamic request routing based on broadcast queue depths
US7869363B2 (en) * 2008-02-29 2011-01-11 Alcatel-Lucent Usa Inc. Methods and apparatus for prioritizing message flows in a state machine execution environment
JP5163350B2 (ja) * 2008-05-19 2013-03-13 富士通株式会社 検証支援プログラム、検証支援装置および検証支援方法
US8300531B2 (en) * 2008-05-30 2012-10-30 Alcatel Lucent Methods and apparatus for overload control of prioritized message flows in a state machine execution environment
US20090303984A1 (en) * 2008-06-09 2009-12-10 Clark Jason T System and method for private conversation in a public space of a virtual world
US9002899B2 (en) * 2008-07-07 2015-04-07 International Business Machines Corporation Method of merging and incremental construction of minimal finite state machines
US8346697B2 (en) * 2008-10-31 2013-01-01 International Business Machines Corporation Direct construction of finite state machines
US8473523B2 (en) * 2008-10-31 2013-06-25 Cavium, Inc. Deterministic finite automata graph traversal with nodal bit mapping
US8415978B2 (en) * 2008-12-29 2013-04-09 Stmicroelectronics S.R.L. State machine for generating a pulse width modulation (PWM) waveform
WO2010107114A1 (ja) 2009-03-19 2010-09-23 日本電気株式会社 パターンマッチング装置
US8566344B2 (en) * 2009-10-17 2013-10-22 Polytechnic Institute Of New York University Determining whether an input string matches at least one regular expression using lookahead finite automata based regular expression detection
DE102009047025B3 (de) * 2009-11-23 2011-05-26 Beckhoff Automation Gmbh Echtzeit-Laufzeitsystem und Funktionsmodul für ein solches Laufzeitsystem
DE102009054230A1 (de) * 2009-11-23 2011-05-26 Kuka Roboter Gmbh Verfahren und Vorrichtung zum Steuern von Manipulatoren
US9507880B2 (en) * 2010-06-30 2016-11-29 Oracle International Corporation Regular expression optimizer
US8799188B2 (en) * 2011-02-08 2014-08-05 International Business Machines Corporation Algorithm engine for use in a pattern matching accelerator
US9398033B2 (en) 2011-02-25 2016-07-19 Cavium, Inc. Regular expression processing automaton
US8688608B2 (en) * 2011-06-28 2014-04-01 International Business Machines Corporation Verifying correctness of regular expression transformations that use a post-processor
US9203805B2 (en) 2011-11-23 2015-12-01 Cavium, Inc. Reverse NFA generation and processing
US9268881B2 (en) 2012-10-19 2016-02-23 Intel Corporation Child state pre-fetch in NFAs
US9117170B2 (en) 2012-11-19 2015-08-25 Intel Corporation Complex NFA state matching method that matches input symbols against character classes (CCLs), and compares sequence CCLs in parallel
US9665664B2 (en) 2012-11-26 2017-05-30 Intel Corporation DFA-NFA hybrid
US9251440B2 (en) * 2012-12-18 2016-02-02 Intel Corporation Multiple step non-deterministic finite automaton matching
US9304768B2 (en) 2012-12-18 2016-04-05 Intel Corporation Cache prefetch for deterministic finite automaton instructions
US9268570B2 (en) 2013-01-23 2016-02-23 Intel Corporation DFA compression and execution
GB2511072A (en) * 2013-02-22 2014-08-27 Ibm Non-deterministic finite state machine module for use in a regular expression matching system
US9172721B2 (en) 2013-07-16 2015-10-27 Fortinet, Inc. Scalable inline behavioral DDOS attack mitigation
US9426166B2 (en) 2013-08-30 2016-08-23 Cavium, Inc. Method and apparatus for processing finite automata
US9426165B2 (en) 2013-08-30 2016-08-23 Cavium, Inc. Method and apparatus for compilation of finite automata
US9563399B2 (en) 2013-08-30 2017-02-07 Cavium, Inc. Generating a non-deterministic finite automata (NFA) graph for regular expression patterns with advanced features
US9419943B2 (en) 2013-12-30 2016-08-16 Cavium, Inc. Method and apparatus for processing of finite automata
US9904630B2 (en) 2014-01-31 2018-02-27 Cavium, Inc. Finite automata processing based on a top of stack (TOS) memory
US9602532B2 (en) 2014-01-31 2017-03-21 Cavium, Inc. Method and apparatus for optimizing finite automata processing
US9438561B2 (en) * 2014-04-14 2016-09-06 Cavium, Inc. Processing of finite automata based on a node cache
US10002326B2 (en) 2014-04-14 2018-06-19 Cavium, Inc. Compilation of finite automata based on memory hierarchy
US10110558B2 (en) 2014-04-14 2018-10-23 Cavium, Inc. Processing of finite automata based on memory hierarchy
CN106547274B (zh) * 2015-09-16 2019-11-15 中国航空工业第六一八研究所 一种基于场景矩阵的状态机测试方法
US9973528B2 (en) 2015-12-21 2018-05-15 Fortinet, Inc. Two-stage hash based logic for application layer distributed denial of service (DDoS) attack attribution
FR3118501B1 (fr) * 2020-12-28 2022-12-30 Commissariat Energie Atomique Système et procédé de commande de modes de fonctionnement d’un système

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4965472A (en) * 1988-08-11 1990-10-23 Cypress Semiconductor Corp. Programmable high speed state machine with sequencing capabilities
US5163016A (en) 1990-03-06 1992-11-10 At&T Bell Laboratories Analytical development and verification of control-intensive systems
DE69330493T2 (de) 1993-02-23 2001-11-22 Xerox Corp Kategorisierende zeichenketten in der zeichenerkennung.
US5623680A (en) 1993-12-28 1997-04-22 Lucent Technologies Inc. Finite state machine for process control
US5623860A (en) * 1994-12-15 1997-04-29 Emerson Electric Co. Adjustable/bypassable bevel stop for compound miter saw
US5905902A (en) 1995-09-28 1999-05-18 Intel Corporation Programmable state machine employing a cache-like arrangement
US5949251A (en) 1997-08-01 1999-09-07 Vlsi Technology, Inc. Register-based programmable post-silicon system to patch and dynamically modify the behavior of synchronous state machines
US6073098A (en) 1997-11-21 2000-06-06 At&T Corporation Method and apparatus for generating deterministic approximate weighted finite-state automata
US6253112B1 (en) 1998-09-17 2001-06-26 Lucent Technologies Inc. Method of and apparatus for constructing a complex control system and the complex control system created thereby
US6380924B1 (en) 1998-10-22 2002-04-30 Young Yee Mouse/keyboard capture recorder (MCR) apparatus and methodology
US6327508B1 (en) 1998-12-10 2001-12-04 Advanced Micro Devices, Inc. Programmable state machine
US6212625B1 (en) 1999-05-25 2001-04-03 Advanced Micro Devices, Inc. General purpose dynamically programmable state engine for executing finite state machines
US7181386B2 (en) 2001-11-15 2007-02-20 At&T Corp. Systems and methods for generating weighted finite-state automata representing grammars
US7464254B2 (en) 2003-01-09 2008-12-09 Cisco Technology, Inc. Programmable processor apparatus integrating dedicated search registers and dedicated state machine registers with associated execution hardware to support rapid application of rulesets to data
US7085918B2 (en) 2003-01-09 2006-08-01 Cisco Systems, Inc. Methods and apparatuses for evaluation of regular expressions of arbitrary size

Also Published As

Publication number Publication date
ATE474254T1 (de) 2010-07-15
AU2003270044A8 (en) 2004-03-19
US7119577B2 (en) 2006-10-10
CN1886705A (zh) 2006-12-27
EP1532496B1 (de) 2010-07-14
WO2004021181A3 (en) 2004-04-22
JP2005537550A (ja) 2005-12-08
US20040059443A1 (en) 2004-03-25
KR20050083667A (ko) 2005-08-26
EP1532496A2 (de) 2005-05-25
KR101033429B1 (ko) 2011-05-09
WO2004021181A2 (en) 2004-03-11
CN1886705B (zh) 2011-08-03
AU2003270044A1 (en) 2004-03-19

Similar Documents

Publication Publication Date Title
DE60333369D1 (de) Verfahren und gerät zur effizienten implementierung und auswertung von zustandsmaschinen und programmierbaren endlichen automaten
ATE272863T1 (de) Verfahren und gerät zum analysieren von statusbasiertem modell
WO2007046749A3 (en) Method for avoiding deadlock in data flow machine
WO2004014065A3 (en) System of finite state machines
DE602005013093D1 (de) Vorrichtung und verfahren zum mischen eines in einem geschlossenen behälter enthaltenen fluidprodukts
JPS5832780B2 (ja) テスト可能な大規模集積回路チップ
ATE254783T1 (de) Kryptographisches verfahren und mikroschaltung für chipkarte
ATE413049T1 (de) Entwurf für kanalausrichtung, fehlerbehandlung und taktrouting unter verwendung von festverdrahteten blöcken zur datenübertragung innerhalb von programmierbaren integrierten schaltungen
CN109444716B (zh) 一种具有定位功能的扫描测试结构及方法
DE502005008758D1 (de) Botschaftsverwalter und verfahren zur steuerung dees kommunikationsbausteins
US9798842B1 (en) Circuit design instrumentation for state visualization
ATE365349T1 (de) Verfahren und system zum debuggen unter verwendung duplizierter logik
US7533211B2 (en) Cross-bar switching in an emulation environment
DE60306164D1 (de) Verfahren und kontrolllogik zum ansteuern von mehreren taps (test access ports) über einen einzigen tap
DE60231422D1 (de) Verfahren und Vorrichtung zum Starten von Leseoptimierungen in Speicher-Verbindungen
Rasiah et al. Innovation and learning in the integrated circuits industry in Taiwan and China
US7165006B2 (en) Scan chain disable function for power saving
CN105758648A (zh) 车辆性能的测试方法和装置
CN105634468B (zh) 一种fpga的布线方法和宏单元
CN106775757A (zh) 一种bms的matlab建模集成方法
CN101359032B (zh) 一种移动通信数据终端电路板的调试装置及其方法
CN106055317A (zh) 基于微控制器的编程装置及其编程方法、编程系统
TWI430124B (zh) 用以處理全速率輸入信號之方法及裝置和用以獲得子速率有限狀態機器之描述之方法
JP2007329586A (ja) 半導体集積回路装置並びにその設計装置及び設計方法
US20040239366A1 (en) Repairable finite state machines