ATE272863T1 - Verfahren und gerät zum analysieren von statusbasiertem modell - Google Patents

Verfahren und gerät zum analysieren von statusbasiertem modell

Info

Publication number
ATE272863T1
ATE272863T1 AT99911631T AT99911631T ATE272863T1 AT E272863 T1 ATE272863 T1 AT E272863T1 AT 99911631 T AT99911631 T AT 99911631T AT 99911631 T AT99911631 T AT 99911631T AT E272863 T1 ATE272863 T1 AT E272863T1
Authority
AT
Austria
Prior art keywords
machines
states
machine
subset
analyzing
Prior art date
Application number
AT99911631T
Other languages
English (en)
Inventor
Henrik Leerberg
Henrik Hulgaard
Jorn Bo Lind-Nielsen
Henrik Reif Andersen
Kim Guldstrand Larsen
Kare Jelling Kristoffersen
Gerd Behrmann
Original Assignee
Iar Systems As
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iar Systems As filed Critical Iar Systems As
Application granted granted Critical
Publication of ATE272863T1 publication Critical patent/ATE272863T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3604—Software analysis for verifying properties of programs
    • G06F11/3608—Software analysis for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Testing And Monitoring For Control Systems (AREA)
  • Testing Of Devices, Machine Parts, Or Other Structures Thereof (AREA)
  • Debugging And Monitoring (AREA)
  • Stored Programmes (AREA)
AT99911631T 1998-03-27 1999-03-26 Verfahren und gerät zum analysieren von statusbasiertem modell ATE272863T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DK43798 1998-03-27
PCT/DK1999/000178 WO1999050746A2 (en) 1998-03-27 1999-03-26 A method and an apparatus for analyzing a state based system model

Publications (1)

Publication Number Publication Date
ATE272863T1 true ATE272863T1 (de) 2004-08-15

Family

ID=8093532

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99911631T ATE272863T1 (de) 1998-03-27 1999-03-26 Verfahren und gerät zum analysieren von statusbasiertem modell

Country Status (11)

Country Link
US (1) US6408262B1 (de)
EP (1) EP1064601B1 (de)
CN (1) CN100377096C (de)
AT (1) ATE272863T1 (de)
AU (1) AU762473B2 (de)
CA (1) CA2323469C (de)
DE (1) DE69919144T2 (de)
ES (1) ES2226356T3 (de)
IL (2) IL138489A0 (de)
WO (1) WO1999050746A2 (de)
ZA (1) ZA200005042B (de)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6728665B1 (en) * 2000-03-20 2004-04-27 Nec Corporation SAT-based image computation with application in reachability analysis
US6880147B1 (en) * 2000-09-07 2005-04-12 Rockwell Collins System and method for developing software utilizing determinative representations
US6985845B1 (en) * 2000-09-26 2006-01-10 Koninklijke Philips Electronics N.V. Security monitor of system runs software simulator in parallel
WO2002048728A1 (en) * 2000-12-15 2002-06-20 Telefonaktiebolaget L.M. Ericsson Functional testing based on a state machine description of the unit under test
US7047139B2 (en) * 2000-12-22 2006-05-16 International Business Machines Corporation Sharing information between instances of a propositional satisfiability (SAT) problem
US6668203B1 (en) * 2001-04-26 2003-12-23 Sandia Corporation State machine analysis of sensor data from dynamic processes
US6912700B1 (en) * 2001-06-06 2005-06-28 The United States Of America As Represented By The National Security Agency Method and system for non-linear state based satisfiability
US7689489B2 (en) * 2001-07-27 2010-03-30 Scott Fergusson Methods and systems for assisting financial services firms and their representatives
CA2355974C (en) 2001-08-24 2004-07-13 Wayne Biao Liu Space reduction in compositional state systems
DE10159185A1 (de) * 2001-12-03 2003-06-12 Martin Huettlinger Algorithmus zur Erkennung von Endlos- und Warteschleifen durch die Erkennung eines doppelt angenommenen Zustands
US20030110474A1 (en) * 2001-12-06 2003-06-12 International Business Machines Corporation System for coverability analysis
US7389209B2 (en) * 2002-05-03 2008-06-17 Sungard Energy Systems Inc. Valuing and optimizing scheduling of generation assets for a group of facilities
US7474995B2 (en) * 2002-05-03 2009-01-06 Sungard Energy Systems Inc. Valuing and optimizing scheduling of generation assets
US6848088B1 (en) * 2002-06-17 2005-01-25 Mentor Graphics Corporation Measure of analysis performed in property checking
US7788556B2 (en) * 2002-11-13 2010-08-31 Fujitsu Limited System and method for evaluating an erroneous state associated with a target circuit
GB0226805D0 (en) * 2002-11-16 2002-12-24 Koninkl Philips Electronics Nv State machine modelling
US7680818B1 (en) * 2002-12-18 2010-03-16 Oracle International Corporation Analyzing the dependencies between objects in a system
US7454324B1 (en) 2003-01-10 2008-11-18 James Andrew Garrard Seawright Selection of initial states for formal verification
US20070299648A1 (en) * 2003-01-10 2007-12-27 Levitt Jeremy R Reuse of learned information to simplify functional verification of a digital circuit
US20060052965A1 (en) * 2004-08-13 2006-03-09 International Business Machines Corporation Event driven testing method, system and program product
GB0516400D0 (en) * 2005-08-10 2005-09-14 Ibm A method and apparatus for testing software
US20070101316A1 (en) * 2005-09-12 2007-05-03 Don Berndt Software Architecture and Program for the Concurrent Execution of Finite State Machine-Encoded Processes, on Single or Multiple-Processor-Based Embedded Systems
US7500209B2 (en) * 2005-09-28 2009-03-03 The Mathworks, Inc. Stage evaluation of a state machine
US7565317B1 (en) * 2005-12-29 2009-07-21 Trading Technologies International, Inc. System and method for displaying market information and order placement in an electronic trading environment
US7797672B2 (en) * 2006-05-30 2010-09-14 Motorola, Inc. Statechart generation using frames
US8706776B1 (en) 2006-06-30 2014-04-22 Sap Ag Extending status models in a computer system
US8365200B1 (en) 2006-06-30 2013-01-29 Sap Ag Using cancellation status models in a computer system
US8522261B2 (en) * 2006-06-30 2013-08-27 Sap Ag Using status models with state guards in a computer system
US8200715B1 (en) 2006-06-30 2012-06-12 Sap Ag Using status models with adaptable process steps in a computer system
US8219650B2 (en) * 2006-12-28 2012-07-10 Sap Ag Communicating with a status management component in a computer system
US8135603B1 (en) 2007-03-20 2012-03-13 Gordon Robert D Method for formulating a plan to secure access to limited deliverable resources
US8364456B2 (en) * 2008-01-10 2013-01-29 The Mathworks, Inc. Conditionally executed states
US8219376B2 (en) * 2008-02-27 2012-07-10 International Business Machines Corporation Verification using directives having local variables
US8504980B1 (en) 2008-04-14 2013-08-06 Sap Ag Constraining data changes during transaction processing by a computer system
US8244516B2 (en) * 2008-06-30 2012-08-14 International Business Machines Corporation Formal verification of models using concurrent model-reduction and model-checking
US8996472B2 (en) * 2012-04-16 2015-03-31 Sap Se Verification of status schemas based on business goal definitions
US8996473B2 (en) * 2012-08-06 2015-03-31 Sap Se Checking compatibility of extended and core SAM schemas based on complex goals
TWI509408B (zh) * 2013-01-23 2015-11-21 Realtek Semiconductor Corp 死結偵測方法以及機器可讀媒體
US10417594B2 (en) 2013-05-02 2019-09-17 Sap Se Validation of functional correctness of SAM schemas including action chains
CN103413023B (zh) * 2013-07-11 2016-06-08 电子科技大学 一种多状态系统动态可靠度评估方法
WO2015111142A1 (ja) * 2014-01-22 2015-07-30 株式会社日立製作所 システム解析装置、設計不良解析装置、故障モード解析装置、故障ツリー解析装置、自律動作装置及び自律動作制御システム
CN105335534B (zh) * 2014-05-30 2018-12-14 华为技术有限公司 模型建立方法和装置
US9798652B2 (en) * 2014-09-26 2017-10-24 Toyota Motor Engineering & Manufacturing North America, Inc. Coverage guided technique for bug finding in control systems and software
US9946625B2 (en) * 2015-03-18 2018-04-17 New Iron Group, Inc. Diagnostic tool and method for efficient software development
US9443192B1 (en) 2015-08-30 2016-09-13 Jasmin Cosic Universal artificial intelligence engine for autonomous computing devices and software applications
ES2710338T3 (es) * 2016-05-10 2019-04-24 Von Sobbe Hans Ulrich Sistema de análisis
US10283978B2 (en) * 2016-06-27 2019-05-07 Lg Chem, Ltd. Diagnostic system for a battery system
US9864933B1 (en) 2016-08-23 2018-01-09 Jasmin Cosic Artificially intelligent systems, devices, and methods for learning and/or using visual surrounding for autonomous object operation
US10108767B1 (en) * 2016-09-30 2018-10-23 Cadence Design Systems, Inc. Methods, systems, and computer program product for implementing deadlock detection with formal verification techniques in an electronic design
US10452974B1 (en) 2016-11-02 2019-10-22 Jasmin Cosic Artificially intelligent systems, devices, and methods for learning and/or using a device's circumstances for autonomous device operation
US10607134B1 (en) 2016-12-19 2020-03-31 Jasmin Cosic Artificially intelligent systems, devices, and methods for learning and/or using an avatar's circumstances for autonomous avatar operation
CN107066382B (zh) * 2017-03-09 2021-01-26 北京航空航天大学 一种基于模型的航天器系统自动化测试方法
US10474934B1 (en) 2017-11-26 2019-11-12 Jasmin Cosic Machine learning for computing enabled systems and/or devices
US10938856B2 (en) * 2018-03-30 2021-03-02 Intel Corporation Systems and methods for security protocol execution in a hierarchical state machine-driven execution plan
US11062069B1 (en) 2020-03-11 2021-07-13 Mellanox Technologies, Ltd. Bounded deadlock check
CN112198471A (zh) * 2020-09-13 2021-01-08 南京宏泰半导体科技有限公司 一种高效测试系统实时状态检测装置
CN112783005B (zh) * 2021-01-07 2022-05-17 北京航空航天大学 一种基于仿真的系统理论过程分析方法
CN114116273B (zh) * 2021-10-25 2024-07-05 东南大学 一种计算机网络集群系统故障的可诊断性确定方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5465216A (en) 1993-06-02 1995-11-07 Intel Corporation Automatic design verification
CA2147536A1 (en) * 1994-06-01 1995-12-02 Gerard Johan Holzmann On-the-fly model checking with partial-order state space reduction
US5493508A (en) * 1994-06-01 1996-02-20 Lsi Logic Corporation Specification and design of complex digital systems
WO1996024101A1 (en) * 1995-02-03 1996-08-08 A T & T Corp. An automata-theoretic verification of systems

Also Published As

Publication number Publication date
ES2226356T3 (es) 2005-03-16
AU3024799A (en) 1999-10-18
WO1999050746A2 (en) 1999-10-07
CA2323469C (en) 2008-01-15
US6408262B1 (en) 2002-06-18
CA2323469A1 (en) 1999-10-07
IL138489A (en) 2006-06-11
DE69919144T2 (de) 2005-07-28
DE69919144D1 (de) 2004-09-09
IL138489A0 (en) 2001-10-31
AU762473B2 (en) 2003-06-26
WO1999050746A3 (en) 1999-11-18
EP1064601B1 (de) 2004-08-04
CN100377096C (zh) 2008-03-26
EP1064601A2 (de) 2001-01-03
CN1295686A (zh) 2001-05-16
ZA200005042B (en) 2001-03-07

Similar Documents

Publication Publication Date Title
ATE272863T1 (de) Verfahren und gerät zum analysieren von statusbasiertem modell
ATE305633T1 (de) Verfahren und gerät zum korrigieren von fehlern in einem rechnersystem
DE602004004436D1 (de) Vorrichtung, Verfahren und Verarbeitungsprogramm zum Empfangen und Wiedergeben von Daten
DE60132124D1 (de) Gerät und Verfahren zum Bereitstellen und Verarbeiten von Informationen, und Programmspeichermedium
ATE481926T1 (de) Verfahren zum trainieren kognitive fähigkeiten
WO2005029320A3 (en) Automated approach to resolving artificial algebraic loops
ATE204088T1 (de) Verfahren und system zur automatischen erzeugung von effizienten testfällen zum testen von softwaresystemen
ATE392651T1 (de) Verfahren zur computergestützten simulation einer maschinenanordnung, simulationseinrichtung, computerlesbares speichermedium und computerprogramm-element
WO1998000954A3 (en) Network device simulator
WO2005015442A3 (en) Application business object processing
DE602004006253D1 (de) Vorrichtungen und verfahren zur wiederherstellung der synchronisation für objektorientierte softwareanwendungen in verwalteten laufzeitumgebungen
DE60103451D1 (de) Verfahren und Vorrichtung für das Simulieren von Lasten an Hebezeugen
DE69838577D1 (de) Gerät und Verfahren zum Installieren von Software und Speichermedium das ein Programm speichert, das das Verfahren realisiert
DE69817646D1 (de) Informationsverarbeitungsgerät, -verfahren und computerlesbares Programm zum Speichern von Prozessverlaufdaten und computerlesbares Speichermedium zum Speichern des Programms.
DE69734863D1 (de) Verfahren zum Betreiben von unterschiedlichen Geräten zur Durchführung eines Prozesses
DE50304949D1 (de) Verfahren und vorrichtung zum reduzieren einer zu übertragenden datenmenge von prozessdaten
DE60220118D1 (de) Vorrichtung, Verfahren und Programm zum Vergleichen von Mustern
DE60231422D1 (de) Verfahren und Vorrichtung zum Starten von Leseoptimierungen in Speicher-Verbindungen
DE60129942D1 (de) Verfahren und System zur Identifizierung von Geräten, welche über ein Netzwerk verbunden sind, wie z.B. Personal Computer
WO2003071414A3 (en) On-line randomness test for detecting irregular pattern
WO2004104826A3 (en) Method for disabling code functions based on date information
ATE450003T1 (de) Komputergesteuerte verfahren und system zum implementieren von verteilten anwendungen
DE60237494D1 (de) Vorrichtung, Verfahren und Rechnerprogramm zum Anzeigen von Signalverarbeitungsdaten
WO2000026765A3 (en) Method and apparatus for evaluating a data processing request performed by distributed processes
DE502006003116D1 (de) Verfahren und vorrichtung zur festlegung eines startzustandes bei einem rechnersystem mit wenigstens zwei ausführungseinheiten durch markieren von registern

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties