DE60307876D1 - Einrichtung zum austausch von datensignalen zwischen zwei taktbereichen - Google Patents

Einrichtung zum austausch von datensignalen zwischen zwei taktbereichen

Info

Publication number
DE60307876D1
DE60307876D1 DE60307876T DE60307876T DE60307876D1 DE 60307876 D1 DE60307876 D1 DE 60307876D1 DE 60307876 T DE60307876 T DE 60307876T DE 60307876 T DE60307876 T DE 60307876T DE 60307876 D1 DE60307876 D1 DE 60307876D1
Authority
DE
Germany
Prior art keywords
data signals
replacing data
memory element
clock ranges
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60307876T
Other languages
English (en)
Other versions
DE60307876T2 (de
Inventor
Groot W De
Der Tuijn M Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of DE60307876D1 publication Critical patent/DE60307876D1/de
Application granted granted Critical
Publication of DE60307876T2 publication Critical patent/DE60307876T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L2007/045—Fill bit or bits, idle words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
DE60307876T 2002-10-25 2003-10-06 Einrichtung zum austausch von datensignalen zwischen zwei taktbereichen Expired - Lifetime DE60307876T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP02079466 2002-10-25
EP02079466 2002-10-25
PCT/IB2003/004408 WO2004038994A1 (en) 2002-10-25 2003-10-06 Device for exchanging data signals between two clock domains

Publications (2)

Publication Number Publication Date
DE60307876D1 true DE60307876D1 (de) 2006-10-05
DE60307876T2 DE60307876T2 (de) 2007-04-05

Family

ID=32116294

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60307876T Expired - Lifetime DE60307876T2 (de) 2002-10-25 2003-10-06 Einrichtung zum austausch von datensignalen zwischen zwei taktbereichen

Country Status (7)

Country Link
EP (1) EP1559235B1 (de)
JP (1) JP2006504313A (de)
CN (1) CN100505615C (de)
AT (1) ATE337652T1 (de)
AU (1) AU2003264777A1 (de)
DE (1) DE60307876T2 (de)
WO (1) WO2004038994A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7971115B2 (en) 2009-01-31 2011-06-28 Xilinx, Inc. Method and apparatus for detecting and correcting errors in a parallel to serial circuit
WO2015131350A1 (zh) 2014-03-05 2015-09-11 华为技术有限公司 时钟同步方法、设备及通信系统
CN113517894B (zh) * 2021-07-14 2022-07-08 上海安路信息科技股份有限公司 串并转换电路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5619506A (en) * 1995-04-27 1997-04-08 Adtran, Inc. Method and apparatus for reducing waiting time jitter in pulse stuffing synchronized digital communications
US5909563A (en) * 1996-09-25 1999-06-01 Philips Electronics North America Corporation Computer system including an interface for transferring data between two clock domains
US6128319A (en) * 1997-11-24 2000-10-03 Network Excellence For Enterprises Corp. Hybrid interface for packet data switching

Also Published As

Publication number Publication date
JP2006504313A (ja) 2006-02-02
ATE337652T1 (de) 2006-09-15
DE60307876T2 (de) 2007-04-05
CN100505615C (zh) 2009-06-24
CN1706142A (zh) 2005-12-07
WO2004038994A1 (en) 2004-05-06
EP1559235A1 (de) 2005-08-03
AU2003264777A1 (en) 2004-05-13
EP1559235B1 (de) 2006-08-23

Similar Documents

Publication Publication Date Title
DE69909886D1 (de) Elektronisches Notizbuch zum Festhalten von Entwurfsdaten
TW200502955A (en) Memory channel with bit lane fail-over
DE60315613D1 (de) Schreibschaltung für Phasenwechsel-Speicher
DE60311426D1 (de) Datentransferverfahren
GB2406196B (en) Efficient read, write method for pipeline memory
AU2003301938A8 (en) A combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operations
NO20030164D0 (no) Bokliknende rettelser for elektronisk informasjon
ATE470223T1 (de) Speichergerät und verfahren mit einem datenweg mit mehreren vorabruf-e/a-konfigurationen
FI113232B (fi) Datansiirtoyhteyden järjestäminen
TWI256542B (en) Data latch time control method and device
FR2837611B1 (fr) Circuit de conservation de donnees
DE60204631D1 (de) Präzise DLL-Verzögerungsleitung für breitbandige Datenrückgewinnung
DE69928514D1 (de) Lesungsschaltung für einen Halbleiterspeicher
FR2861492B1 (fr) Memoire a semi conducteur possedant un positionnement temporel de lecture correct
DE60307876D1 (de) Einrichtung zum austausch von datensignalen zwischen zwei taktbereichen
DE60300360D1 (de) Informationsspeichervorrichtung
DE60230129D1 (de) Zeilenauswahlschaltung für Speicherzellenarray
NO20023412L (no) Fremgangsmåter, optiske registreringsanordninger som bruker slike fremgangsmåter og optiske registreringsmedium for bruk vedfremgangsmåtene og registreringsanordningene
DE60301097D1 (de) Datenspeichervorrichtung
DE60310752D1 (de) Datenzugriffsprozess
ITMI20022464A1 (it) Memoria a semiconduttore con dram incorporata
IS7506A (is) Gagnageymslutæki (Data Storage Device)
DE60326862D1 (de) Datenaufzeichnungsvorrichtung mit einem membranförmigen speicherträger
AU2002361765A1 (en) Enabling memory redundancy during testing
DE69934517D1 (de) Mittels redundanter eingabedaten inhaltsadressierbarer speicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN

8327 Change in the person/name/address of the patent owner

Owner name: NXP B.V., EINDHOVEN, NL