DE60306158D1 - Rahmengrenzenunterscheider - Google Patents

Rahmengrenzenunterscheider

Info

Publication number
DE60306158D1
DE60306158D1 DE60306158T DE60306158T DE60306158D1 DE 60306158 D1 DE60306158 D1 DE 60306158D1 DE 60306158 T DE60306158 T DE 60306158T DE 60306158 T DE60306158 T DE 60306158T DE 60306158 D1 DE60306158 D1 DE 60306158D1
Authority
DE
Germany
Prior art keywords
pulses
frame
master clock
input
scheider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60306158T
Other languages
English (en)
Other versions
DE60306158T2 (de
Inventor
John Skierszkan
Wenbao Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Semiconductor ULC
Original Assignee
Zarlink Semoconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zarlink Semoconductor Inc filed Critical Zarlink Semoconductor Inc
Application granted granted Critical
Publication of DE60306158D1 publication Critical patent/DE60306158D1/de
Publication of DE60306158T2 publication Critical patent/DE60306158T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0691—Synchronisation in a TDM node

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Solid-Sorbent Or Filter-Aiding Compositions (AREA)
  • Compounds Of Unknown Constitution (AREA)
DE60306158T 2002-06-18 2003-06-17 Rahmengrenzenunterscheider Expired - Lifetime DE60306158T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB0213956A GB2390000A (en) 2002-06-18 2002-06-18 Frame Boundary Discriminator to Remove Jitter
GB0213956 2002-06-18
PCT/CA2003/000907 WO2003107572A1 (en) 2002-06-18 2003-06-17 Frame boundary discriminator

Publications (2)

Publication Number Publication Date
DE60306158D1 true DE60306158D1 (de) 2006-07-27
DE60306158T2 DE60306158T2 (de) 2007-06-06

Family

ID=9938779

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60306158T Expired - Lifetime DE60306158T2 (de) 2002-06-18 2003-06-17 Rahmengrenzenunterscheider

Country Status (8)

Country Link
US (1) US7242734B2 (de)
EP (1) EP1514371B1 (de)
CN (1) CN1615602B (de)
AT (1) ATE330385T1 (de)
AU (1) AU2003245140A1 (de)
DE (1) DE60306158T2 (de)
GB (1) GB2390000A (de)
WO (1) WO2003107572A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2462095A (en) * 2008-07-23 2010-01-27 Snell & Wilcox Ltd Processing of images to represent a transition in viewpoint
US10579578B2 (en) 2017-10-24 2020-03-03 Micron Technology, Inc. Frame protocol of memory device
US11373691B2 (en) * 2019-12-20 2022-06-28 Micron Technology Inc. Clock locking for packet based communications of memory devices

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3887769A (en) * 1973-04-04 1975-06-03 Bell Telephone Labor Inc Frame syncrhonization of elastic data bit stores
US4737722A (en) * 1985-07-26 1988-04-12 Advanced Micro Devices, Inc. Serial port synchronizer
US4718074A (en) * 1986-03-25 1988-01-05 Sotas, Inc. Dejitterizer method and apparatus
US5428649A (en) * 1993-12-16 1995-06-27 International Business Machines Corporation Elastic buffer with bidirectional phase detector
US5838744A (en) * 1996-10-22 1998-11-17 Talx Corporation High speed modem and method having jitter-free timing recovery
GB9821518D0 (en) * 1998-10-02 1998-11-25 Sony Uk Ltd Digital signal processing and signal format
DE19947095A1 (de) * 1999-09-30 2001-05-03 Siemens Ag Vorrichtung zur Synchronisierung des Rahmentaktes in Einheiten/Knoten datenübertragender Systeme
KR100340722B1 (ko) * 2000-08-31 2002-06-20 서평원 변조기법을 이용한 지터 감소 장치
US6836854B2 (en) * 2001-04-03 2004-12-28 Applied Micro Circuits Corporation DS3 Desynchronizer with a module for providing uniformly gapped data signal to a PLL module for providing a smooth output data signal

Also Published As

Publication number Publication date
EP1514371A1 (de) 2005-03-16
GB2390000A (en) 2003-12-24
US7242734B2 (en) 2007-07-10
CN1615602B (zh) 2010-09-08
GB0213956D0 (en) 2002-07-31
WO2003107572A1 (en) 2003-12-24
CN1615602A (zh) 2005-05-11
DE60306158T2 (de) 2007-06-06
EP1514371B1 (de) 2006-06-14
ATE330385T1 (de) 2006-07-15
AU2003245140A1 (en) 2003-12-31
US20040008732A1 (en) 2004-01-15

Similar Documents

Publication Publication Date Title
JP2020513539A5 (de)
JP2008157971A5 (de)
TW200605512A (en) Circuit for applying jitter and test
TW200623645A (en) Clock capture in clock synchronization circuitry
TW200711313A (en) Clock jitter estimation apparatus, systems, and methods
TW200609899A (en) Image signal processing apparatus and phase synchronization method
FR2577087A1 (fr) Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation
CN104702249B (zh) 一种具有猝发同步功能的信号发生器
TW200718022A (en) Offsetcontrollable spread spectrum clock generator apparatus
CA2516650A1 (en) Pulse output function for programmable logic controller with linear frequency change
DE60306158D1 (de) Rahmengrenzenunterscheider
US8710893B2 (en) Method and device for generating low-jitter clock
TW200518021A (en) Apparatus and method for processing signals
AU3232700A (en) Method and circuit for receiving dual edge clocked data
TW200740122A (en) Pulse generator, optical disk writer and tuner
CN105811971B (zh) 基于计数器的可变频时钟源和fpga器件
TW200510987A (en) Method and related apparatus for outputting clock through data path
EP4254804A3 (de) Doppeldatenratenschaltung und datenerzeugungsverfahren zur durchführung von präziser tastverhältnissteuerung
TW200501115A (en) Write pulse generator with alignment calibration
TW200637146A (en) Clock divider and method thereof
CN105634460B (zh) 一种对输入脉冲的主动学习与同步的方法及其系统
EP1599957A4 (de) Optisches zeit-multiplexen
WO2003100973A3 (en) Reference voltage generator for logic elements providing stable and predefined gate propagation time
CN210807207U (zh) 一种基于相位补偿的窄脉冲精密时延同步装置
TW200611271A (en) Power up circuit of semiconductor memory device and compensating method thereof

Legal Events

Date Code Title Description
8364 No opposition during term of opposition