ATE330385T1 - Rahmengrenzenunterscheider - Google Patents
RahmengrenzenunterscheiderInfo
- Publication number
- ATE330385T1 ATE330385T1 AT03737769T AT03737769T ATE330385T1 AT E330385 T1 ATE330385 T1 AT E330385T1 AT 03737769 T AT03737769 T AT 03737769T AT 03737769 T AT03737769 T AT 03737769T AT E330385 T1 ATE330385 T1 AT E330385T1
- Authority
- AT
- Austria
- Prior art keywords
- pulses
- frame
- master clock
- input
- differentiator
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0691—Synchronisation in a TDM node
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Compounds Of Unknown Constitution (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
- Solid-Sorbent Or Filter-Aiding Compositions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0213956A GB2390000A (en) | 2002-06-18 | 2002-06-18 | Frame Boundary Discriminator to Remove Jitter |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE330385T1 true ATE330385T1 (de) | 2006-07-15 |
Family
ID=9938779
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT03737769T ATE330385T1 (de) | 2002-06-18 | 2003-06-17 | Rahmengrenzenunterscheider |
Country Status (8)
Country | Link |
---|---|
US (1) | US7242734B2 (de) |
EP (1) | EP1514371B1 (de) |
CN (1) | CN1615602B (de) |
AT (1) | ATE330385T1 (de) |
AU (1) | AU2003245140A1 (de) |
DE (1) | DE60306158T2 (de) |
GB (1) | GB2390000A (de) |
WO (1) | WO2003107572A1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2462095A (en) * | 2008-07-23 | 2010-01-27 | Snell & Wilcox Ltd | Processing of images to represent a transition in viewpoint |
US10579578B2 (en) * | 2017-10-24 | 2020-03-03 | Micron Technology, Inc. | Frame protocol of memory device |
US11373691B2 (en) | 2019-12-20 | 2022-06-28 | Micron Technology Inc. | Clock locking for packet based communications of memory devices |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3887769A (en) * | 1973-04-04 | 1975-06-03 | Bell Telephone Labor Inc | Frame syncrhonization of elastic data bit stores |
US4737722A (en) * | 1985-07-26 | 1988-04-12 | Advanced Micro Devices, Inc. | Serial port synchronizer |
US4718074A (en) * | 1986-03-25 | 1988-01-05 | Sotas, Inc. | Dejitterizer method and apparatus |
US5428649A (en) * | 1993-12-16 | 1995-06-27 | International Business Machines Corporation | Elastic buffer with bidirectional phase detector |
US5838744A (en) * | 1996-10-22 | 1998-11-17 | Talx Corporation | High speed modem and method having jitter-free timing recovery |
GB9821518D0 (en) * | 1998-10-02 | 1998-11-25 | Sony Uk Ltd | Digital signal processing and signal format |
DE19947095A1 (de) * | 1999-09-30 | 2001-05-03 | Siemens Ag | Vorrichtung zur Synchronisierung des Rahmentaktes in Einheiten/Knoten datenübertragender Systeme |
KR100340722B1 (ko) * | 2000-08-31 | 2002-06-20 | 서평원 | 변조기법을 이용한 지터 감소 장치 |
US6836854B2 (en) * | 2001-04-03 | 2004-12-28 | Applied Micro Circuits Corporation | DS3 Desynchronizer with a module for providing uniformly gapped data signal to a PLL module for providing a smooth output data signal |
-
2002
- 2002-06-18 GB GB0213956A patent/GB2390000A/en not_active Withdrawn
-
2003
- 2003-06-17 EP EP03737769A patent/EP1514371B1/de not_active Expired - Lifetime
- 2003-06-17 AT AT03737769T patent/ATE330385T1/de not_active IP Right Cessation
- 2003-06-17 CN CN03802129.3A patent/CN1615602B/zh not_active Expired - Fee Related
- 2003-06-17 DE DE60306158T patent/DE60306158T2/de not_active Expired - Lifetime
- 2003-06-17 AU AU2003245140A patent/AU2003245140A1/en not_active Abandoned
- 2003-06-17 WO PCT/CA2003/000907 patent/WO2003107572A1/en not_active Application Discontinuation
- 2003-06-18 US US10/463,678 patent/US7242734B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20040008732A1 (en) | 2004-01-15 |
US7242734B2 (en) | 2007-07-10 |
GB0213956D0 (en) | 2002-07-31 |
EP1514371B1 (de) | 2006-06-14 |
CN1615602A (zh) | 2005-05-11 |
DE60306158D1 (de) | 2006-07-27 |
CN1615602B (zh) | 2010-09-08 |
AU2003245140A1 (en) | 2003-12-31 |
EP1514371A1 (de) | 2005-03-16 |
DE60306158T2 (de) | 2007-06-06 |
WO2003107572A1 (en) | 2003-12-24 |
GB2390000A (en) | 2003-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200623645A (en) | Clock capture in clock synchronization circuitry | |
AU2003260069A1 (en) | Method and apparatus for setting and compensating read latency in a high speed dram | |
EP0119616A3 (de) | Programmierbare Verzögerungsschaltung | |
TW200511817A (en) | Apparatus and method for image frame synchronization | |
TW200711313A (en) | Clock jitter estimation apparatus, systems, and methods | |
TW200605512A (en) | Circuit for applying jitter and test | |
FR2577087A1 (fr) | Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation | |
US20080192871A1 (en) | Method and system of cycle slip framing in a deserializer | |
CN103828237B (zh) | 维持脉冲宽度调制数据集相干性 | |
EP1363394A4 (de) | Schalt-leistungsverstärker und schaltsteuerverfahren des schalt-leistungsverstärkers | |
CN208384566U (zh) | 一种同步触发脉冲信号再生装置 | |
KR970023373A (ko) | 동기식 반도체 메모리 | |
CA2516650A1 (en) | Pulse output function for programmable logic controller with linear frequency change | |
TW200718022A (en) | Offsetcontrollable spread spectrum clock generator apparatus | |
TW200501586A (en) | Delay locked loop (DLL) circuit and method for locking clock delay by using the same | |
EP1579612A1 (de) | Rahmensynchronisationseinrichtung und -verfahren | |
EP0379384A3 (de) | Schaltung zur Einstellung der Phase | |
ATE330385T1 (de) | Rahmengrenzenunterscheider | |
US8710893B2 (en) | Method and device for generating low-jitter clock | |
TW200518021A (en) | Apparatus and method for processing signals | |
CN101394244A (zh) | 一种时分基站系统中非同源时钟域帧同步信号的产生方法 | |
SE9301327L (sv) | Referenssignal sammansatt av klocksignal och synkroniseringssignal, anordning och förfarande för synkronisering m.h.a. referenssignal | |
CN104283550A (zh) | 一种延迟锁相环和占空比矫正电路 | |
TW200514991A (en) | Method and apparatus for testing a bridge circuit | |
CN105634460B (zh) | 一种对输入脉冲的主动学习与同步的方法及其系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |