DE60239166D1 - Dma-verfahren, entsprechende system und rechnerprogrammprodukt - Google Patents

Dma-verfahren, entsprechende system und rechnerprogrammprodukt

Info

Publication number
DE60239166D1
DE60239166D1 DE60239166T DE60239166T DE60239166D1 DE 60239166 D1 DE60239166 D1 DE 60239166D1 DE 60239166 T DE60239166 T DE 60239166T DE 60239166 T DE60239166 T DE 60239166T DE 60239166 D1 DE60239166 D1 DE 60239166D1
Authority
DE
Germany
Prior art keywords
data
dma
idma
dma module
input buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60239166T
Other languages
English (en)
Inventor
Andrea Bragagnini
Antonio Varriale
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telecom Italia SpA
Original Assignee
Telecom Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telecom Italia SpA filed Critical Telecom Italia SpA
Application granted granted Critical
Publication of DE60239166D1 publication Critical patent/DE60239166D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Stored Programmes (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Circuits Of Receivers In General (AREA)
  • Executing Machine-Instructions (AREA)
DE60239166T 2002-12-06 2002-12-06 Dma-verfahren, entsprechende system und rechnerprogrammprodukt Expired - Lifetime DE60239166D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2002/013847 WO2004053708A1 (en) 2002-12-06 2002-12-06 A method for direct memory access, related architecture and computer program product

Publications (1)

Publication Number Publication Date
DE60239166D1 true DE60239166D1 (de) 2011-03-24

Family

ID=32479688

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60239166T Expired - Lifetime DE60239166D1 (de) 2002-12-06 2002-12-06 Dma-verfahren, entsprechende system und rechnerprogrammprodukt

Country Status (7)

Country Link
US (1) US20060026307A1 (de)
EP (1) EP1570360B1 (de)
AT (1) ATE498161T1 (de)
AU (1) AU2002358100A1 (de)
CA (1) CA2504713C (de)
DE (1) DE60239166D1 (de)
WO (1) WO2004053708A1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6874039B2 (en) * 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
US9329840B1 (en) * 2005-12-30 2016-05-03 The Mathworks, Inc. Graphical programming of custom device drivers
US10884712B1 (en) 2005-12-30 2021-01-05 The Mathworks, Inc. Component-based framework for generating device driver model elements
DE102007012847A1 (de) 2007-03-17 2008-10-02 Christian-Albrechts-Universität Zu Kiel Navigations-, Ortungs-, Positionierungs-, Lokalisierungs- und Kommunikationsverfahren auf IDMA-Basis
JP2012243176A (ja) * 2011-05-23 2012-12-10 Renesas Electronics Corp 半導体装置及び制御方法
US8677044B1 (en) * 2012-10-25 2014-03-18 Qlogic, Corporation Method and system for communication using multiple DMA channels

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4481578A (en) * 1982-05-21 1984-11-06 Pitney Bowes Inc. Direct memory access data transfer system for use with plural processors
US5212795A (en) * 1988-10-11 1993-05-18 California Institute Of Technology Programmable DMA controller
US5634099A (en) * 1994-12-09 1997-05-27 International Business Machines Corporation Direct memory access unit for transferring data between processor memories in multiprocessing systems
US5781799A (en) * 1995-09-29 1998-07-14 Cirrus Logic, Inc. DMA controller arrangement having plurality of DMA controllers and buffer pool having plurality of buffers accessible to each of the channels of the controllers
GB9802097D0 (en) * 1998-01-30 1998-03-25 Sgs Thomson Microelectronics DMA controller
US6182165B1 (en) * 1998-06-01 2001-01-30 Advanced Micro Devices, Inc. Staggered polling of buffer descriptors in a buffer descriptor ring direct memory access system
US6870929B1 (en) * 1999-12-22 2005-03-22 Juniper Networks, Inc. High throughput system for encryption and other data operations
US6691178B1 (en) * 2000-02-22 2004-02-10 Stmicroelectronics, Inc. Fencepost descriptor caching mechanism and method therefor
US6874039B2 (en) * 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
GB2372115A (en) * 2001-02-08 2002-08-14 Mitel Semiconductor Ltd Direct memory access controller
US7376755B2 (en) * 2002-06-11 2008-05-20 Pandya Ashish A TCP/IP processor and engine using RDMA

Also Published As

Publication number Publication date
EP1570360B1 (de) 2011-02-09
US20060026307A1 (en) 2006-02-02
WO2004053708A1 (en) 2004-06-24
CA2504713C (en) 2011-06-07
AU2002358100A1 (en) 2004-06-30
EP1570360A1 (de) 2005-09-07
CA2504713A1 (en) 2004-06-24
ATE498161T1 (de) 2011-02-15

Similar Documents

Publication Publication Date Title
CN109522052B (zh) 一种计算装置及板卡
DE502005008714D1 (de) Verfahren und vorrichtung zum zugriff auf daten eines botschaftsspeichers eines kommunikationsbausteins
GB2458040A (en) Memory controller including a dual-mode memory interconnect
TW200737201A (en) Multiple independent serial link memory
ATE454014T1 (de) Bilddatenstruktur für direkten speicherzugriff
CN201374060Y (zh) 一种iic总线扩展系统结构
TW200627473A (en) Buffered continuous multi-drop clock rin
DE502005008758D1 (de) Botschaftsverwalter und verfahren zur steuerung dees kommunikationsbausteins
CN107102964A (zh) 一种利用高速率连接器进行gpu集群拓展的方法
WO2007017395A3 (de) Verfahren und vorrichtung zum vergleich von daten bei einem rechnersystem mit wenigstens zwei ausführungseinheiten
DE602005023049D1 (de) Multimedia-kartenschnittstellenverfahren, computerprogrammprodukt und vorrichtung
TW200506731A (en) Computer system with multiple basic input/output system (BIOS) memory blocks
DE60239166D1 (de) Dma-verfahren, entsprechende system und rechnerprogrammprodukt
WO2007055706A3 (en) Dma chain
ATE540342T1 (de) Serielles bussystem, teilnehmervorrichtung und an die teilnehmervorrichtung anschliessbare eingabe- /ausgabekarte
SE0402098D0 (sv) A control system
ATE516566T1 (de) Datenübertragung zwischen modulen
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
AU2001288553A1 (en) Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner
DE69330646D1 (de) Datenfliessbandordnungssystem
CN106855846A (zh) 一种基于PCIE Switch的PCIE信号扩展系统及方法
RU139326U1 (ru) Вычислительный модуль
TWI265409B (en) Method and structure of using one basic input/output system (BIOS) memory to start up a computer system
DE60005157D1 (de) Verfahren und anordnung für blockdatenübertragung
DE60211550D1 (de) Datenstruktur zur datenübertragung auf einem zeitlich gemultiplexten bus