DE60005157D1 - Verfahren und anordnung für blockdatenübertragung - Google Patents

Verfahren und anordnung für blockdatenübertragung

Info

Publication number
DE60005157D1
DE60005157D1 DE60005157T DE60005157T DE60005157D1 DE 60005157 D1 DE60005157 D1 DE 60005157D1 DE 60005157 T DE60005157 T DE 60005157T DE 60005157 T DE60005157 T DE 60005157T DE 60005157 D1 DE60005157 D1 DE 60005157D1
Authority
DE
Germany
Prior art keywords
methods
input
address
arrangement
block transfers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60005157T
Other languages
English (en)
Other versions
DE60005157T2 (de
Inventor
Robert J Duggan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Deka Products LP
Original Assignee
Deka Products LP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deka Products LP filed Critical Deka Products LP
Publication of DE60005157D1 publication Critical patent/DE60005157D1/de
Application granted granted Critical
Publication of DE60005157T2 publication Critical patent/DE60005157T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
DE60005157T 1999-03-04 2000-03-03 Verfahren und anordnung für blockdatenübertragung Expired - Fee Related DE60005157T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US26238199A 1999-03-04 1999-03-04
US262381 1999-03-04
PCT/US2000/005589 WO2000052588A1 (en) 1999-03-04 2000-03-03 Method and apparatus for the block transfer of data

Publications (2)

Publication Number Publication Date
DE60005157D1 true DE60005157D1 (de) 2003-10-16
DE60005157T2 DE60005157T2 (de) 2004-07-08

Family

ID=22997258

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60005157T Expired - Fee Related DE60005157T2 (de) 1999-03-04 2000-03-03 Verfahren und anordnung für blockdatenübertragung

Country Status (12)

Country Link
US (1) US20020144029A1 (de)
EP (1) EP1159686B1 (de)
JP (1) JP2002538551A (de)
KR (1) KR20010102481A (de)
AT (1) ATE249645T1 (de)
AU (1) AU771453B2 (de)
CA (1) CA2363737A1 (de)
DE (1) DE60005157T2 (de)
ID (1) ID30228A (de)
MX (1) MXPA01008933A (de)
TW (1) TW487844B (de)
WO (1) WO2000052588A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020068658A (ko) * 2001-02-21 2002-08-28 신이균 다층 데이터버스의 제어방법
FR2880705A1 (fr) 2005-01-10 2006-07-14 St Microelectronics Sa Procede de conception d'un peripherique compatible dma
JP4676378B2 (ja) * 2006-05-18 2011-04-27 株式会社バッファロー データ記憶装置およびデータ記憶方法
US9875125B2 (en) 2013-06-14 2018-01-23 International Business Machines Corporation Parallel mapping of client partition memory to multiple physical adapters
US11862117B2 (en) * 2020-11-25 2024-01-02 Texas Instruments Incorporated Method and apparatus for matched buffer decompression

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5228130A (en) * 1988-09-14 1993-07-13 National Semiconductor Corporation Multi-channel peripheral interface using selectively flaggable channel register sets for concurrent write in response to any selected channel register write instruction
US5608889A (en) * 1994-08-17 1997-03-04 Ceridian Corporation DNA controller with wrap-around buffer mode
US5687357A (en) * 1995-04-14 1997-11-11 Nvidia Corporation Register array for utilizing burst mode transfer on local bus
US5774680A (en) * 1995-12-11 1998-06-30 Compaq Computer Corporation Interfacing direct memory access devices to a non-ISA bus

Also Published As

Publication number Publication date
JP2002538551A (ja) 2002-11-12
WO2000052588A1 (en) 2000-09-08
WO2000052588A9 (en) 2001-12-27
TW487844B (en) 2002-05-21
AU3720200A (en) 2000-09-21
US20020144029A1 (en) 2002-10-03
AU771453B2 (en) 2004-03-25
MXPA01008933A (es) 2002-04-24
CA2363737A1 (en) 2000-09-08
EP1159686B1 (de) 2003-09-10
ATE249645T1 (de) 2003-09-15
EP1159686A1 (de) 2001-12-05
KR20010102481A (ko) 2001-11-15
ID30228A (id) 2001-11-15
DE60005157T2 (de) 2004-07-08

Similar Documents

Publication Publication Date Title
DE502005008714D1 (de) Verfahren und vorrichtung zum zugriff auf daten eines botschaftsspeichers eines kommunikationsbausteins
FI20021983A (fi) Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite
TW200636488A (en) Methods and apparatus for secure data processing and transmission
TW200737201A (en) Multiple independent serial link memory
ATE359559T1 (de) Verfahren und system zur durchf hrung von kalkulationsoperationenund einrichtung
WO2005034176A3 (en) Apparatus and method for selectively configuring a memory device using a bi-stable relay
ATE289731T1 (de) Interkommunikationsvorprozessor
DE60005157D1 (de) Verfahren und anordnung für blockdatenübertragung
ATE419582T1 (de) Verfahren, system und programm zum speicherbasierten datentransfer
ATE554438T1 (de) Vorrichtung und verfahren zur datenbusleistungssteuerung
ATE540342T1 (de) Serielles bussystem, teilnehmervorrichtung und an die teilnehmervorrichtung anschliessbare eingabe- /ausgabekarte
DE502004008528D1 (de) Verfahren und anordnung zur transparenten vermittlung des datenverkehrs zwischen datenverarbeitungseamm-erzeugnis und ein entsprechendes computerlesbares speichermedium
DE60334780D1 (de) Verfahren zum übertragen von abhängigen datenströmen
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
DK0936562T3 (da) Fremgangsmåde og edb-system til kommunikation med mindst ét andet edb-system
ATE310276T1 (de) Bus-brücke und system für mehrkanalübertragung von daten- und steuerinformationen
ATE459028T1 (de) Eigensichere datenübertragungseinrichtung
WO2002021272A3 (en) Method and apparatus for enhancing reliability of automated data processing
TW200705198A (en) Apparatus and method for quad-pumped address bus
DK1057109T3 (da) Synkroniserings- og/eller dataudvekslingsfremgangsmåde til sikre, højtilgængelige computere og hertil egnet indretning
TW200627158A (en) Method and system applied to duplicate data between USB devices
SE0100221D0 (sv) Apparatus and method for a computer
DE10081910T1 (de) Elektronische Vorrichtung, Datenkommunikationsverfahren und Datenverarbeitungsverfahren für eine elektronische Vorrichtung
TW200513930A (en) Method for checking test points of printed circuit board layout text data before the printed circuit board layout map being plotted
DE50110568D1 (de) Verfahren und schaltungsanordnung zur durchführung einer fast fourier transformation sowie anwendung derselben

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee