DE60212389D1 - Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür - Google Patents

Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür

Info

Publication number
DE60212389D1
DE60212389D1 DE60212389T DE60212389T DE60212389D1 DE 60212389 D1 DE60212389 D1 DE 60212389D1 DE 60212389 T DE60212389 T DE 60212389T DE 60212389 T DE60212389 T DE 60212389T DE 60212389 D1 DE60212389 D1 DE 60212389D1
Authority
DE
Germany
Prior art keywords
adc
digital
path
component part
calibration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60212389T
Other languages
English (en)
Other versions
DE60212389T2 (de
Inventor
Umberto Gatti
Piero Malcovati
Vincenzo Ferragina
Andrea Fornasari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Holding SpA
Original Assignee
Siemens Mobile Communications SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Mobile Communications SpA filed Critical Siemens Mobile Communications SpA
Application granted granted Critical
Publication of DE60212389D1 publication Critical patent/DE60212389D1/de
Publication of DE60212389T2 publication Critical patent/DE60212389T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/38—Calibration
    • H03M3/382—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H03M3/384—Offset correction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/466—Multiplexed conversion systems
    • H03M3/468—Interleaved, i.e. using multiple converters or converter parts for one channel, e.g. using Hadamard codes, pi-delta-sigma converters
    • H03M3/47—Interleaved, i.e. using multiple converters or converter parts for one channel, e.g. using Hadamard codes, pi-delta-sigma converters using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE60212389T 2002-09-17 2002-09-17 Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür Expired - Lifetime DE60212389T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02425563A EP1401105B1 (de) 2002-09-17 2002-09-17 Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür

Publications (2)

Publication Number Publication Date
DE60212389D1 true DE60212389D1 (de) 2006-07-27
DE60212389T2 DE60212389T2 (de) 2007-06-14

Family

ID=31897011

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60212389T Expired - Lifetime DE60212389T2 (de) 2002-09-17 2002-09-17 Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür

Country Status (3)

Country Link
EP (1) EP1401105B1 (de)
AT (1) ATE330367T1 (de)
DE (1) DE60212389T2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2896109B1 (fr) * 2006-01-06 2008-06-20 Thales Sa Dispositif de conversion analogique numerique a entrelacement temporel et a egalisation auto adaptative.
ATE417409T1 (de) * 2006-02-17 2008-12-15 Sicon Semiconductor Ab Zeitverschachtelter analog-digital-wandler
US8307248B2 (en) 2006-06-30 2012-11-06 Signal Processing Devices Sweden Ab Method and a system for estimating errors introduced in a time-interleaved analog-to-digital converter system
JP5095007B2 (ja) 2009-02-19 2012-12-12 株式会社日立製作所 アナログデジタル変換器および半導体集積回路装置
FR2948835B1 (fr) 2009-07-30 2017-02-10 Groupe Des Ecoles Des Telecommunications - Ecole Nat Superieure Des Telecommunications Correction des defauts analogiques dans des convertisseurs analogiques/numeriques paralleles, notamment pour des applications multistandards, radio logicielle et/ou radio-cognitive.
US8519875B2 (en) * 2011-04-12 2013-08-27 Maxim Integrated Products, Inc. System and method for background calibration of time interleaved analog to digital converters
CN102891681A (zh) * 2012-09-24 2013-01-23 北京华力创通科技股份有限公司 一种多片高速adc芯片的同步方法及装置
US10833693B2 (en) 2015-05-29 2020-11-10 Telefonaktiebolaget Lm Ericsson (Publ) Time-interleaved analog-to-digital converter system
CN108923784A (zh) * 2018-06-12 2018-11-30 电子科技大学 一种tiadc采集系统的幅频响应误差估计及校正方法
US10841033B2 (en) * 2019-03-01 2020-11-17 Huawei Technologies Co., Ltd. Under-sampling based receiver architecture for wireless communications systems
WO2020205325A1 (en) * 2019-03-29 2020-10-08 Apple Inc. Calibrating a time-interleaved analog-to-digital converter
CN111106834B (zh) 2019-12-26 2021-02-12 普源精电科技股份有限公司 一种adc采样数据识别方法及系统、集成电路及解码装置
TWI813240B (zh) * 2022-03-31 2023-08-21 創意電子股份有限公司 類比至數位轉換裝置與偏移校正方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239299A (en) * 1991-08-06 1993-08-24 Trw Inc. Digital equalization of time interleaved analog to digital converters
US6414612B1 (en) * 2000-09-14 2002-07-02 Scientific-Atlanta, Inc. Enhanced bandwidth digitizer using multiple analog-to digital converters and self calibration

Also Published As

Publication number Publication date
EP1401105B1 (de) 2006-06-14
ATE330367T1 (de) 2006-07-15
DE60212389T2 (de) 2007-06-14
EP1401105A1 (de) 2004-03-24

Similar Documents

Publication Publication Date Title
DE60212389D1 (de) Offsetspannungskompensationsverfahren für parallele zeitverschachtelte Analog-Digitalwandler sowie Schaltung dafür
ATE397780T1 (de) Stromwandlerschaltkreise und -verfahren
US20060031037A1 (en) Continuous digital background calibration in pipelined ADC architecture
US8344920B1 (en) Methods and apparatus for calibrating pipeline analog-to-digital converters
CN100549704C (zh) 蓄电池电压与阻抗测量电路
US8253405B2 (en) High speed voltage regulator with integrated loseless current sensing
WO2006092055A1 (en) Circuit calibration using voltage injection
TW200624786A (en) Integrated resistance cancellation in temperature measurement systems
TWI496422B (zh) 差量調變裝置
EP0855796A3 (de) Signalangepasstes Filter und Filterschaltung
US20130141263A1 (en) Calibration method and circuit
DE60309025D1 (de) Offsetkalibrationssystem
JP2013142570A (ja) センサ出力補正回路及びセンサ出力補正装置、並びにセンサ出力補正方法
DE60238387D1 (de) Schnelles filter
US6977606B2 (en) Pipelined analog-to-digital converter
JPH03118483A (ja) 電力測定装置
ATE272218T1 (de) Kompensationsschaltung für die phasenverschiebung bei elektrizitätszählern zum direkten anschluss
DK1416287T3 (da) Fremgangsmåde til fremstilling af et fejlsignal, som angiver en jordkortslutning
US7741984B2 (en) Track and hold amplifiers and analog to digital converters
JP2009246752A (ja) パイプラインａ／ｄ変換器
EP1202460A4 (de) Logarithmischer a/d wandler, verfahren zur logotithmischen a/d wandlung, logarithmischer d/a-wandler,verfahren zur logarothmischen d/a-wandlung und system zum messen einer physischen grösse
Leuciuc Sampling time calibration method for multi-channel interleaved ADCs
Pertijs et al. A sigma-delta modulator with bitstream-controlled dynamic element matching
TW200516863A (en) AD converter
JP2812169B2 (ja) Ａ／ｄ変換装置

Legal Events

Date Code Title Description
8364 No opposition during term of opposition