DE60201023D1 - Speichern eines unveränderlichen binärcodes in einer integrierten schaltung - Google Patents
Speichern eines unveränderlichen binärcodes in einer integrierten schaltungInfo
- Publication number
- DE60201023D1 DE60201023D1 DE60201023T DE60201023T DE60201023D1 DE 60201023 D1 DE60201023 D1 DE 60201023D1 DE 60201023 T DE60201023 T DE 60201023T DE 60201023 T DE60201023 T DE 60201023T DE 60201023 D1 DE60201023 D1 DE 60201023D1
- Authority
- DE
- Germany
- Prior art keywords
- unchangable
- storing
- integrated circuit
- binary code
- binary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15066—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using bistable devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computer Security & Cryptography (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0104583 | 2001-04-04 | ||
FR0104583A FR2823340A1 (fr) | 2001-04-04 | 2001-04-04 | Stockage d'un code binaire immuable dans un circuit integre |
PCT/FR2002/001193 WO2002082449A1 (fr) | 2001-04-04 | 2002-04-04 | Stockage d'un code binaire immuable dans un circuit integre |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60201023D1 true DE60201023D1 (de) | 2004-09-23 |
DE60201023T2 DE60201023T2 (de) | 2005-08-18 |
Family
ID=8861934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60201023T Expired - Lifetime DE60201023T2 (de) | 2001-04-04 | 2002-04-04 | Speichern eines unveränderlichen binärcodes in einer integrierten schaltung |
Country Status (6)
Country | Link |
---|---|
US (1) | US7199631B2 (de) |
EP (1) | EP1374242B1 (de) |
JP (1) | JP4133342B2 (de) |
DE (1) | DE60201023T2 (de) |
FR (1) | FR2823340A1 (de) |
WO (1) | WO2002082449A1 (de) |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911368A (en) * | 1974-06-20 | 1975-10-07 | Tarczy Hornoch Zoltan | Phase interpolating apparatus and method |
US4023110A (en) * | 1975-12-04 | 1977-05-10 | The United States Of America As Represented By The Secretary Of The Army | Pulse comparison system |
US4595992A (en) * | 1982-06-07 | 1986-06-17 | Eaton Corporation | Encoding and decoding device for narrow bandwidth coherent signals |
US4675612A (en) * | 1985-06-21 | 1987-06-23 | Advanced Micro Devices, Inc. | Apparatus for synchronization of a first signal with a second signal |
US5204559A (en) * | 1991-01-23 | 1993-04-20 | Vitesse Semiconductor Corporation | Method and apparatus for controlling clock skew |
EP0553744B1 (de) * | 1992-01-31 | 2001-03-28 | Konica Corporation | Vorrichtung zur Signalverzögerung |
US5329280A (en) * | 1992-06-29 | 1994-07-12 | The United States Of America As Represented By The Secretary Of The Navy | Adjacent code system |
US5608645A (en) | 1994-03-17 | 1997-03-04 | Vlsi Technology, Inc. | Method of finding a critical path in a circuit by considering the clock skew |
DE19510038C1 (de) * | 1995-03-20 | 1996-08-14 | Siemens Nixdorf Inf Syst | Anordnung zum Autokalibrieren der Taktverteilung bei synchronen digitalen Schaltungen |
JP3281306B2 (ja) * | 1996-12-18 | 2002-05-13 | 三星電子株式会社 | メモリ装置のディジタル遅延同期回路 |
DE10016724A1 (de) * | 2000-04-04 | 2001-10-11 | Infineon Technologies Ag | Schaltungsanordnung zum Empfang von wenigstens zwei digitalen Signalen |
FR2823341B1 (fr) | 2001-04-04 | 2003-07-25 | St Microelectronics Sa | Identification d'un circuit integre a partir de ses parametres physiques de fabrication |
-
2001
- 2001-04-04 FR FR0104583A patent/FR2823340A1/fr active Pending
-
2002
- 2002-04-04 DE DE60201023T patent/DE60201023T2/de not_active Expired - Lifetime
- 2002-04-04 EP EP02730355A patent/EP1374242B1/de not_active Expired - Lifetime
- 2002-04-04 WO PCT/FR2002/001193 patent/WO2002082449A1/fr active IP Right Grant
- 2002-04-04 US US10/473,057 patent/US7199631B2/en not_active Expired - Lifetime
- 2002-04-04 JP JP2002580329A patent/JP4133342B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20040130363A1 (en) | 2004-07-08 |
WO2002082449A1 (fr) | 2002-10-17 |
EP1374242A1 (de) | 2004-01-02 |
EP1374242B1 (de) | 2004-08-18 |
JP4133342B2 (ja) | 2008-08-13 |
DE60201023T2 (de) | 2005-08-18 |
FR2823340A1 (fr) | 2002-10-11 |
JP2004526259A (ja) | 2004-08-26 |
US7199631B2 (en) | 2007-04-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60110289D1 (de) | Pegelschieberschaltung | |
GB2373602B (en) | A multiplication logic circuit | |
DE60141783D1 (de) | Negativ-arbeitende Resists | |
DE60131707D1 (de) | Fingerabdruck-Lesegerät mit Entladungsschutz | |
DE60317312D1 (de) | Extraktion eines binärcodes aus den physischen parametern einer integrierten schaltung | |
ITTO20010455A0 (it) | Dispositivo elettronico. | |
DE60309546D1 (de) | Maximal-a-posteriori-Wahrscheinlichtkeitsdetektor | |
DE60234982D1 (de) | Werkstückträger in einer Resistaushärtungsvorrichtung | |
AU2003288600A8 (en) | Code download in a system having multiple integrated circuits with jtag capability | |
NL1018956A1 (nl) | Ge´ntegreerde schakeling bevattende een diepe put en dienovereenkomstige werkwijzen. | |
DE60125233D1 (de) | Kodierte qam | |
DE50300312D1 (de) | Integrierte schaltung mit einer abtast-halte-einrichtung | |
DE60101097D1 (de) | Generierung eines Zeichensymbols in einer Zeichnung | |
DE60327923D1 (de) | Ableitung eines binären kodes von physischen parametern einer integrierten schaltung | |
FR2812755B1 (fr) | Inductance integree | |
DE60201023D1 (de) | Speichern eines unveränderlichen binärcodes in einer integrierten schaltung | |
FR2805682B1 (fr) | Dispositif de comparaison a tres base consommation | |
DE60139439D1 (de) | LC-integriertes elektronisches Bauteil | |
DE60227212D1 (de) | Kontaktlose integrierte Schaltung mit einer festverdrahteten Antikollisionsschaltung | |
DE50106864D1 (de) | Elektronischer geschosszünder | |
DE50210343D1 (de) | Behälter, insbesondere Paletteninnenbehälter | |
FR2820449B1 (fr) | Verrou a billes securise | |
DE60225191D1 (de) | Verbesserungen an oder bei Pumpen | |
FR2810063B1 (fr) | Cle electronique a insert escamotable | |
FR2823646B1 (fr) | Boissons aqueuses a base de lysolecthines |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |