DE602008004790D1 - Ausrüstungsschutzverfahren und -vorrichtung - Google Patents

Ausrüstungsschutzverfahren und -vorrichtung

Info

Publication number
DE602008004790D1
DE602008004790D1 DE602008004790T DE602008004790T DE602008004790D1 DE 602008004790 D1 DE602008004790 D1 DE 602008004790D1 DE 602008004790 T DE602008004790 T DE 602008004790T DE 602008004790 T DE602008004790 T DE 602008004790T DE 602008004790 D1 DE602008004790 D1 DE 602008004790D1
Authority
DE
Germany
Prior art keywords
matrix
slices
signal slices
modules
coded signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602008004790T
Other languages
English (en)
Inventor
Silvio Cucchi
Giuseppe Badalucco
Carlo Costantini
Riccardo Gemelli
Luigi Ronchette
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel Lucent SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent SAS filed Critical Alcatel Lucent SAS
Publication of DE602008004790D1 publication Critical patent/DE602008004790D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/64—Distributing or queueing
    • H04Q3/68—Grouping or interlacing selector groups or stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/54558—Redundancy, stand-by

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Indicating And Signalling Devices For Elevators (AREA)
  • Maintenance And Inspection Apparatuses For Elevators (AREA)
  • Gas-Insulated Switchgears (AREA)
  • Emergency Protection Circuit Devices (AREA)
DE602008004790T 2008-11-28 2008-11-28 Ausrüstungsschutzverfahren und -vorrichtung Active DE602008004790D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP08305861A EP2192787B1 (de) 2008-11-28 2008-11-28 Ausrüstungsschutzverfahren und -vorrichtung

Publications (1)

Publication Number Publication Date
DE602008004790D1 true DE602008004790D1 (de) 2011-03-10

Family

ID=40551495

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602008004790T Active DE602008004790D1 (de) 2008-11-28 2008-11-28 Ausrüstungsschutzverfahren und -vorrichtung

Country Status (8)

Country Link
US (1) US8429511B2 (de)
EP (1) EP2192787B1 (de)
JP (1) JP5165796B2 (de)
KR (1) KR101247551B1 (de)
CN (1) CN101754062B (de)
AT (1) ATE497324T1 (de)
DE (1) DE602008004790D1 (de)
WO (1) WO2010060846A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5686006B2 (ja) 2011-03-16 2015-03-18 富士通株式会社 接続情報生成装置、制御方法および制御プログラム
EP2930939A1 (de) * 2014-04-10 2015-10-14 Alcatel Lucent Verteiltes TDM-Schaltsystem mit Per-tributary-Schutz

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1201894A (en) * 1982-08-17 1986-03-18 Frederick L. Gilbertson Air intake system for engine
WO1999030528A2 (en) * 1997-12-11 1999-06-17 Telefonaktiebolaget Lm Ericsson Redundancy termination for dynamic fault isolation
US6650637B1 (en) * 1998-12-14 2003-11-18 Lucent Technologies Inc. Multi-port RAM based cross-connect system
US6516436B1 (en) * 1999-03-04 2003-02-04 Lucent Technologies Inc. Error control coding for transmission equipment protection
US7263097B1 (en) * 2001-11-26 2007-08-28 Integrated Device Technology, Inc. Programmably sliceable switch-fabric unit and methods of use
ATE387828T1 (de) 2004-04-05 2008-03-15 Alcatel Lucent Zeitmultiplexstreckenverbindungen zwischen einer koppelmatrix und einem port in einem netzelement
ATE373399T1 (de) 2005-03-04 2007-09-15 Alcatel Lucent Vermittlung für integrierte telekommunikationssnetzwerke
CN101389146B (zh) * 2007-09-13 2011-01-05 华为技术有限公司 光传送网同步交叉调度的方法和装置
US7796501B2 (en) * 2007-12-12 2010-09-14 Ciena Corporation System and methods for redundant switch fabric and switch controller

Also Published As

Publication number Publication date
CN101754062B (zh) 2016-01-20
EP2192787A1 (de) 2010-06-02
JP5165796B2 (ja) 2013-03-21
EP2192787B1 (de) 2011-01-26
KR101247551B1 (ko) 2013-03-26
WO2010060846A1 (en) 2010-06-03
ATE497324T1 (de) 2011-02-15
KR20110099260A (ko) 2011-09-07
CN101754062A (zh) 2010-06-23
JP2012510744A (ja) 2012-05-10
US20100138711A1 (en) 2010-06-03
US8429511B2 (en) 2013-04-23

Similar Documents

Publication Publication Date Title
CY1124200T1 (el) Μεθοδος και διαταξη για εγκωδικευση και αποκωδικευση καναλιου σε συστημα επικοινωνιας που χρησιμοποιει κωδικες εξελεγχου ισοτιμιας χαμηλης πυκνοτητας
WO2009016825A1 (ja) 符号化装置及び復号化装置
US10536171B2 (en) Encoding/decoding method, device, and system
CY1124167T1 (el) Μεθοδος και διαταξη για εγκωδικευση και αποκωδικευση καναλιου σε συστημα επικοινωνιας που χρησιμοποιει κωδικες εξελεγχου ισοτιμιας χαμηλης πυκνοτητας
BRPI0519826A2 (pt) técnica de detecção de erro de vìdeo usando um código de paridade de crc
EP1949580A4 (de) Verfahren und einrichtung zur mehrfachphasenfehler-korrektur
EP1708367A4 (de) Untersuchungsmatrix-erzeugungsverfahren, datenübertragungssystem, codierungseinrichtung, decodierungseinrichtung und inspektionsmatrix-erzeugungsprogramm
WO2009008182A1 (ja) 低密度パリティ検査畳み込み符号（ｌｄｐｃ－ｃｃ）符号化器及びｌｄｐｃ－ｃｃ復号器
BR122019003652A8 (pt) Método de codificação, codificador estruturado para criar um código convolucional de verificação de paridade de baixa densidade e decodificador que decodifica um código convolucional de verificação de paridade de baixa densidade
ATE529967T1 (de) Rahmenstruktur für digitale rundfunk- und interaktive dienstleistungen
TW200644484A (en) Parser for multiple data streams in a communication system
BRPI0920457A2 (pt) codificador, dispositivo de transmissao e metodo de codificacao
MY152323A (en) Multi-layer cyclic redundancy check code in wireless communication system
BR0316313A (pt) Códigos de verificação de paridade de baixa densidade (ldpc) compatìveis com taxas
DE602004003324D1 (de) Verfahren und Vorrichtung für die Encodierung von Low Density Parity Check (LDPC) Codes langer und kurzer Blocklänge
DE60206419D1 (de) Löschung und einzelfehlerkorrekturdekoder für lineare blockkodes
WO2012138662A3 (en) Encoding and decoding techniques using low-density parity check codes
DE60033198D1 (de) Verfahren und vorrichtung für turbo raum-zeit trelliskodierung
WO2009017814A3 (en) Method and apparatus for interleaving low density parity check (ldpc) codes over mobile satellite channels
HK1130376A1 (en) Method and device for realizing data error reporting
DE602008004790D1 (de) Ausrüstungsschutzverfahren und -vorrichtung
JP2019126017A5 (ja) 送信装置、送信方法、受信装置、及び、受信方法
ATE541362T1 (de) Verkürzen und punktieren von low-density-parity- check (ldpc) codes für die kanalcodierung/- decodierung
TW200518512A (en) Error correction method and apparatus for low density parity check
ATE537677T1 (de) Verfahren und vorrichtung zur kodierung von rahmensynchronisationssignalen