DE602006020487D1 - Stromkreis und verfahren zur erzeugung eines taktsignals - Google Patents

Stromkreis und verfahren zur erzeugung eines taktsignals

Info

Publication number
DE602006020487D1
DE602006020487D1 DE602006020487T DE602006020487T DE602006020487D1 DE 602006020487 D1 DE602006020487 D1 DE 602006020487D1 DE 602006020487 T DE602006020487 T DE 602006020487T DE 602006020487 T DE602006020487 T DE 602006020487T DE 602006020487 D1 DE602006020487 D1 DE 602006020487D1
Authority
DE
Germany
Prior art keywords
clock
generating
sampling
signal
clk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006020487T
Other languages
English (en)
Inventor
Robert Spindler
Roland Brandl
Ewald Bergler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602006020487D1 publication Critical patent/DE602006020487D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
DE602006020487T 2005-12-12 2006-12-06 Stromkreis und verfahren zur erzeugung eines taktsignals Active DE602006020487D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05111954 2005-12-12
PCT/IB2006/054626 WO2007069138A2 (en) 2005-12-12 2006-12-06 Electric circuit for and method of generating a clock signal

Publications (1)

Publication Number Publication Date
DE602006020487D1 true DE602006020487D1 (de) 2011-04-14

Family

ID=38024339

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006020487T Active DE602006020487D1 (de) 2005-12-12 2006-12-06 Stromkreis und verfahren zur erzeugung eines taktsignals

Country Status (7)

Country Link
US (1) US7999593B2 (de)
EP (1) EP1964261B1 (de)
JP (1) JP2009518927A (de)
CN (1) CN101326716B (de)
AT (1) ATE500652T1 (de)
DE (1) DE602006020487D1 (de)
WO (1) WO2007069138A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100910862B1 (ko) * 2007-11-05 2009-08-06 주식회사 하이닉스반도체 반도체 소자와 그의 구동 방법
US9621169B2 (en) * 2014-02-26 2017-04-11 Taiwan Semiconductor Manufacturing Company Limited Gray code counter
CN110059041B (zh) * 2019-03-22 2021-09-28 上海交通大学 传输系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4890316A (en) * 1988-10-28 1989-12-26 Walsh Dale M Modem for communicating at high speed over voice-grade telephone circuits
DE4111350C1 (de) 1991-04-09 1992-09-10 Msc Microcomputers Systems Components Vertriebs Gmbh, 7513 Stutensee, De
GB2296142B (en) 1994-12-16 1998-03-18 Plessey Semiconductors Ltd Circuit arrangement for measuring a time interval
US5793709A (en) * 1996-04-19 1998-08-11 Xli Corporation Free loop interval timer and modulator
US6194971B1 (en) * 1997-04-21 2001-02-27 Ati Technologies, Inc. Method and apparatus for phase shifting a controlled oscillator and applications thereof
JP2001209454A (ja) * 2000-01-27 2001-08-03 Sony Corp クロック生成回路
GB2359706B (en) * 2000-02-28 2004-03-10 Mitel Corp Integrated data clock extractor
US6914953B2 (en) * 2000-12-28 2005-07-05 International Business Machines Corporation Multiphase clock recovery using D-type phase detector
US20020090045A1 (en) * 2001-01-10 2002-07-11 Norm Hendrickson Digital clock recovery system
JP2003134096A (ja) * 2001-10-29 2003-05-09 Toshiba Corp データ抽出回路
JP3593104B2 (ja) * 2002-01-11 2004-11-24 沖電気工業株式会社 クロック切替回路
JP4063001B2 (ja) * 2002-07-19 2008-03-19 日本電気株式会社 多相クロック生成回路
JP4252561B2 (ja) * 2005-06-23 2009-04-08 富士通マイクロエレクトロニクス株式会社 クロック発生回路及びクロック発生方法

Also Published As

Publication number Publication date
EP1964261A2 (de) 2008-09-03
JP2009518927A (ja) 2009-05-07
US7999593B2 (en) 2011-08-16
EP1964261B1 (de) 2011-03-02
WO2007069138A2 (en) 2007-06-21
WO2007069138A3 (en) 2007-09-20
CN101326716A (zh) 2008-12-17
CN101326716B (zh) 2014-10-15
US20080265946A1 (en) 2008-10-30
ATE500652T1 (de) 2011-03-15

Similar Documents

Publication Publication Date Title
TW200637161A (en) Correlation circuit for time-interleaved ADC and method thereof
MY154667A (en) Device and method for manipulating an audio signal
WO2008094014A3 (en) Method for generating a reference signal sequence using grouping
WO2006086257A3 (en) Coherent interleaved sampling
DK2100402T3 (da) Apparat , fremgangsmåder og computerprogramprodukter, der tilvejebringer begrænset anvendelse af Zadoff-Chu-sekvenser i pilot- eller præampelsignaler
ATE458361T1 (de) Einrichtung und verfahren zum verarbeiten eines audio-datenstroms
JP2016509449A5 (de)
EP1884876A3 (de) Systeme und Verfahren zur Transformation aus dem Zeitbereich ins Frequenzbereich mittels Frequenzverschiebung
JP2011220998A5 (ja) 相関演算方法、衛星信号捕捉方法、相関演算回路及び電子機器
WO2008114700A1 (ja) 測定装置、測定方法、試験装置、電子デバイス、および、プログラム
ATE531131T1 (de) Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen
RU2008104547A (ru) Способ прогнозирования результатов измерений и устройство его реализующее
TW200601710A (en) Test framework and test method of analog to digital converter
WO2007091123A3 (en) System and method of determining the speed of digital application specific integrated circuits
WO2008099545A1 (ja) 多チャンネル無線信号処理集積回路
GB2464037A (en) Cryptographic random number generator using finite field operations
ATE500652T1 (de) Stromkreis und verfahren zur erzeugung eines taktsignals
ATE463889T1 (de) Verfahren und empfängervorrichtung zur bestimmung eines korrelationswertes unter berücksichtigung von frequenzkorrektur
ATE438869T1 (de) Empfangsverfahren und empfänger für ein mittels cboc-ausgebreiteter wellenform moduliertes funknavigationssignal
EP1724755A3 (de) Verfahren und System zum Vergleich von Tonsignalen und Erkennung einer Tonquelle
TW200708747A (en) Time jitter injection testing circuit and related testing method
DE502004004800D1 (de) Schaltungsanordnung zur Erzeugung eines digitalen Clocksignals
TWI266489B (en) Apparatus and method for increasing signal estimation accuraccy
WO2007034992A3 (en) An apparatus and method for multi-phase digital sampling
WO2007146599A3 (en) Integer represenation of relative timing between desired output samples and corresponding input samples