DE602006017866D1 - Last-first-modus und verfahren zum programmieren von nichtflüchtigem speicher des nand-typs mit verringerter programmstörung - Google Patents

Last-first-modus und verfahren zum programmieren von nichtflüchtigem speicher des nand-typs mit verringerter programmstörung

Info

Publication number
DE602006017866D1
DE602006017866D1 DE602006017866T DE602006017866T DE602006017866D1 DE 602006017866 D1 DE602006017866 D1 DE 602006017866D1 DE 602006017866 T DE602006017866 T DE 602006017866T DE 602006017866 T DE602006017866 T DE 602006017866T DE 602006017866 D1 DE602006017866 D1 DE 602006017866D1
Authority
DE
Germany
Prior art keywords
boosting
memory
programmed
word lines
nand type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006017866T
Other languages
English (en)
Inventor
Jun Wan
Jeffrey W Lutze
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SanDisk Corp
Original Assignee
SanDisk Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/223,623 external-priority patent/US7218552B1/en
Priority claimed from US11/223,273 external-priority patent/US7170788B1/en
Application filed by SanDisk Corp filed Critical SanDisk Corp
Publication of DE602006017866D1 publication Critical patent/DE602006017866D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G11C16/3427—Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5648—Multilevel memory programming, reading or erasing operations wherein the order or sequence of the operations is relevant

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE602006017866T 2005-09-09 2006-09-06 Last-first-modus und verfahren zum programmieren von nichtflüchtigem speicher des nand-typs mit verringerter programmstörung Active DE602006017866D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/223,623 US7218552B1 (en) 2005-09-09 2005-09-09 Last-first mode and method for programming of non-volatile memory with reduced program disturb
US11/223,273 US7170788B1 (en) 2005-09-09 2005-09-09 Last-first mode and apparatus for programming of non-volatile memory with reduced program disturb
PCT/US2006/034711 WO2007030536A1 (en) 2005-09-09 2006-09-06 Last-first mode and method for programming of non-volatile memory of nand type with reduced program disturb

Publications (1)

Publication Number Publication Date
DE602006017866D1 true DE602006017866D1 (de) 2010-12-09

Family

ID=37596287

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006017866T Active DE602006017866D1 (de) 2005-09-09 2006-09-06 Last-first-modus und verfahren zum programmieren von nichtflüchtigem speicher des nand-typs mit verringerter programmstörung

Country Status (7)

Country Link
EP (1) EP1943652B1 (de)
JP (1) JP4726958B2 (de)
KR (1) KR100984563B1 (de)
AT (1) ATE486350T1 (de)
DE (1) DE602006017866D1 (de)
TW (1) TWI312155B (de)
WO (1) WO2007030536A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7949821B2 (en) * 2008-06-12 2011-05-24 Micron Technology, Inc. Method of storing data on a flash memory device
US7983078B2 (en) * 2008-09-24 2011-07-19 Sandisk Technologies Inc. Data retention of last word line of non-volatile memory arrays
KR101586047B1 (ko) * 2009-03-25 2016-01-18 삼성전자주식회사 불휘발성 메모리 장치 및 그것의 프로그램 방법
KR101734204B1 (ko) * 2010-06-01 2017-05-12 삼성전자주식회사 프로그램 시퀀서를 포함하는 플래시 메모리 장치 및 시스템, 그리고 그것의 프로그램 방법
KR102003930B1 (ko) * 2012-07-31 2019-07-25 삼성전자주식회사 불휘발성 메모리 장치의 데이터 라이팅 제어방법 및 웨어레벨링 제어 기능을 가지는 메모리 콘트롤러
KR102393323B1 (ko) * 2015-08-24 2022-05-03 삼성전자주식회사 재사용 주기를 이용하여 사용자 데이터를 쓰기 위한 워드라인을 결정하는 저장 장치의 동작 방법
US9728262B2 (en) 2015-10-30 2017-08-08 Sandisk Technologies Llc Non-volatile memory systems with multi-write direction memory units
US10910061B2 (en) * 2018-03-14 2021-02-02 Silicon Storage Technology, Inc. Method and apparatus for programming analog neural memory in a deep learning artificial neural network

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100272037B1 (ko) 1997-02-27 2000-12-01 니시무로 타이죠 불휘발성 반도체 기억 장치
JP3863485B2 (ja) 2002-11-29 2006-12-27 株式会社東芝 不揮発性半導体記憶装置
JP4398750B2 (ja) * 2004-02-17 2010-01-13 株式会社東芝 Ｎａｎｄ型フラッシュメモリ

Also Published As

Publication number Publication date
EP1943652B1 (de) 2010-10-27
TW200735106A (en) 2007-09-16
ATE486350T1 (de) 2010-11-15
TWI312155B (en) 2009-07-11
KR20080100416A (ko) 2008-11-18
JP2009508286A (ja) 2009-02-26
KR100984563B1 (ko) 2010-10-01
JP4726958B2 (ja) 2011-07-20
EP1943652A1 (de) 2008-07-16
WO2007030536A1 (en) 2007-03-15

Similar Documents

Publication Publication Date Title
DE602006017866D1 (de) Last-first-modus und verfahren zum programmieren von nichtflüchtigem speicher des nand-typs mit verringerter programmstörung
ATE486349T1 (de) Gleichzeitige programmierung von nichtflüchtigem speicher
ATE450043T1 (de) Verfahren zur programmierung eines nicht flüchtigen speichers mit verminderter programmstörung über modizifierte durchgangsspannungen
TW200802381A (en) Self-boosting method for flash memory cells
ATE437441T1 (de) Selektive anwendung von programmverhinderungsschemata in einem nichtflüchtigen speicher
WO2014074408A3 (en) 3d nand stacked non-volatile storage programming to conductive state
ATE485589T1 (de) Verfahrenstechniken zur reduzierung von programm- und lesestörungen eines nicht-flüchtigen speichers
DE602005025540D1 (de) Programmierung eines nichtflüchtigen Speichers
TW200612433A (en) Programming inhibit for non-volatile memory
TWI373048B (en) Erasing flash memory using adaptive drain and/or gate bias and related erase method
ATE469420T1 (de) System und verfahren zur verwendung eines on-chip-schreibcache eines nichtflüchtigen speichers
JP2010518538A5 (de)
EP2341506A3 (de) Selbsanhebungsschaltung für Flashspeicherzellen
TW200727300A (en) Method and apparatus for programming nonvolatile memory
ATE515771T1 (de) Verfahren zur nichtrealen zeitprogrammierung eines nichtflüchtigen speichers zum erreichen einer festeren verteilung von schwellenspannungen
TW201129978A (en) A method and apparatus for operation of a NAND-like dual charge retaining transistor NOR flash memory device
TWI371754B (en) Apparatus and method of reducing power consumption during read operations in non-volatile storage
TW200733114A (en) Method for programming of multi-state non-volatile memory using smart verify
SG10201900584TA (en) Method Of Writing Data In Nonvolatile Memory Device, Method Of Erasing Data In Nonvolatile Memory Device, And Nonvolatile Memory Device Performing The Same
TW200733119A (en) Method and apparatus for controlled programming of non-volatile memory exhibiting bit line coupling
TW200710855A (en) Nonvolatile memory device and method of reducing an effect of over-erased nonvolatile memory cells
EP3711051A4 (de) Verschiebungsschema für wortprogrammierung in einem nichtflüchtigen speicher und unterdrückung der störung
WO2008063972A3 (en) Controlled boosting in non-volatile memory soft programming
WO2007143398A3 (en) Verify operation for non-volatile storage using different voltages
EP1934985A4 (de) Verfahren und vorrichtung zur programmierung/löschung eines nicht-flüchtigen speichers

Legal Events

Date Code Title Description
R082 Change of representative

Ref document number: 1943652

Country of ref document: EP

Representative=s name: KUDLEK & GRUNERT PATENTANWAELTE PARTNERSCHAFT, DE