DE602005027534D1 - Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte - Google Patents

Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte

Info

Publication number
DE602005027534D1
DE602005027534D1 DE602005027534T DE602005027534T DE602005027534D1 DE 602005027534 D1 DE602005027534 D1 DE 602005027534D1 DE 602005027534 T DE602005027534 T DE 602005027534T DE 602005027534 T DE602005027534 T DE 602005027534T DE 602005027534 D1 DE602005027534 D1 DE 602005027534D1
Authority
DE
Germany
Prior art keywords
interposer
circuit board
decoupling
printed circuit
integrated circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005027534T
Other languages
English (en)
Inventor
Hans Hoffmann
Werner Woelfel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel Lucent SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent SAS filed Critical Alcatel Lucent SAS
Publication of DE602005027534D1 publication Critical patent/DE602005027534D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00—Fixed capacitors; Processes of their manufacture
    • H01G4/002—Details
    • H01G4/228—Terminals
    • H01G4/232—Terminals electrically connecting two or more layers of a stacked or rolled capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • H05K1/0231—Capacitors or dielectric substances
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10378—Interposers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Electromagnetism (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)
DE602005027534T 2005-02-04 2005-02-04 Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte Active DE602005027534D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP05290242A EP1688995B1 (de) 2005-02-04 2005-02-04 Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte

Publications (1)

Publication Number Publication Date
DE602005027534D1 true DE602005027534D1 (de) 2011-06-01

Family

ID=34941928

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005027534T Active DE602005027534D1 (de) 2005-02-04 2005-02-04 Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte

Country Status (5)

Country Link
US (1) US7964802B2 (de)
EP (1) EP1688995B1 (de)
CN (1) CN100405594C (de)
AT (1) ATE506697T1 (de)
DE (1) DE602005027534D1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2115772A4 (de) * 2007-02-12 2010-03-17 Kemet Electronics Corp Passive elektronische vorrichtung
US8723047B2 (en) * 2007-03-23 2014-05-13 Huawei Technologies Co., Ltd. Printed circuit board, design method thereof and mainboard of terminal product
US9282646B2 (en) * 2012-05-24 2016-03-08 Unimicron Technology Corp. Interposed substrate and manufacturing method thereof
JP6084475B2 (ja) * 2013-02-04 2017-02-22 株式会社神戸製鋼所 溶接金属および溶接構造体
US9583426B2 (en) * 2014-11-05 2017-02-28 Invensas Corporation Multi-layer substrates suitable for interconnection between circuit modules
US10283492B2 (en) 2015-06-23 2019-05-07 Invensas Corporation Laminated interposers and packages with embedded trace interconnects
US9852994B2 (en) 2015-12-14 2017-12-26 Invensas Corporation Embedded vialess bridges
US10916493B2 (en) * 2018-11-27 2021-02-09 International Business Machines Corporation Direct current blocking capacitors

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2622346B1 (fr) * 1987-10-23 1993-05-28 Eurofarad Condensateur pour micro-circuit electronique et montage incorporant un tel condensateur
JP3701138B2 (ja) * 1999-04-23 2005-09-28 松下電器産業株式会社 電子部品の製造方法
US6292351B1 (en) * 1999-11-17 2001-09-18 Tdk Corporation Multilayer ceramic capacitor for three-dimensional mounting
US6525922B2 (en) * 2000-12-29 2003-02-25 Intel Corporation High performance via capacitor and method for manufacturing same
US6512182B2 (en) * 2001-03-12 2003-01-28 Ngk Spark Plug Co., Ltd. Wiring circuit board and method for producing same
US6791035B2 (en) * 2002-02-21 2004-09-14 Intel Corporation Interposer to couple a microelectronic device package to a circuit board
US7463474B2 (en) * 2002-04-15 2008-12-09 Avx Corporation System and method of plating ball grid array and isolation features for electronic components
US7030481B2 (en) * 2002-12-09 2006-04-18 Internation Business Machines Corporation High density chip carrier with integrated passive devices
KR100467834B1 (ko) * 2002-12-23 2005-01-25 삼성전기주식회사 커패시터 내장형 인쇄회로기판 및 그 제조 방법
US7068490B2 (en) * 2004-04-16 2006-06-27 Kemet Electronics Corporation Thermal dissipating capacitor and electrical component comprising same
US7545623B2 (en) * 2006-11-27 2009-06-09 Kemet Electronics Corporation Interposer decoupling array having reduced electrical shorts

Also Published As

Publication number Publication date
EP1688995B1 (de) 2011-04-20
US20060176674A1 (en) 2006-08-10
ATE506697T1 (de) 2011-05-15
EP1688995A1 (de) 2006-08-09
CN1822356A (zh) 2006-08-23
CN100405594C (zh) 2008-07-23
US7964802B2 (en) 2011-06-21

Similar Documents

Publication Publication Date Title
DE602005027534D1 (de) Interposer zur Entkoppelung von integrierten Schaltkreisen auf einer Leiterplatte
ATE467195T1 (de) Verfahren zur herstellung einer chipkarte
WO2008157143A3 (en) Edge connection structure for printed circuit boards
TW200704331A (en) Printed circuit board having embedded RF module power stage circuit
ATE557576T1 (de) Leiterplatine mit elektronischem bauelement
EP1770773A3 (de) Wärmeverteilmodul und seine Herstellung
WO2007009767A3 (de) Kapazitiver regensensor
TW200616738A (en) Drill and method of producing printed circuit board
AT500259A3 (de) Dünnschichtanordnung und verfahren zum herstellen einer solchen dünnschichtanordnung
TW200637453A (en) Duble-sided flexible printed circuit board
TW200709766A (en) Flexible circuit board with heat sink
DE60232473D1 (de) Mehrschichtige Leiterplatte
DE60210980D1 (de) Verdrahtungsverfahren und gerät für eine ultraschallsonde
ATE483285T1 (de) Optisches transpondermodul mit flexibler schaltung mit doppelter platte
ATE242954T1 (de) Mehrschichtleiterplatte
ATE470571T1 (de) Biegsame druckkopfleiterplatte
DE60239698D1 (de) Modul mit einer keramischen Leiterplatte
DE60335448D1 (de) Elektronische baugruppe mit zusammengesetzten elektronischen kontakten zur anbringung eines kapselungssubstrats an einer leiterplatte
TW200636309A (en) An optical sub-assembly
TW200719787A (en) Circuit board and electronic device using the same
DK1775769T3 (da) Effekthalvledermodul
JP2007019267A5 (de)
ATE522953T1 (de) Flexible baugruppe gestapelter chips
DE60226110D1 (de) Haltevorrichtung mit mindestens zwei elektronischen Bauteilen auf gegenüberliegenden Seiten einer Schaltplatine aufgebracht
ATE516246T1 (de) Verfahren zur herstellung einer elektronischen baugruppe; elektronische baugruppe, abdeckung und substrat