DE602005009389D1 - Variable verzögerungsleitung mit zwei mischer-verzögerungen - Google Patents

Variable verzögerungsleitung mit zwei mischer-verzögerungen

Info

Publication number
DE602005009389D1
DE602005009389D1 DE602005009389T DE602005009389T DE602005009389D1 DE 602005009389 D1 DE602005009389 D1 DE 602005009389D1 DE 602005009389 T DE602005009389 T DE 602005009389T DE 602005009389 T DE602005009389 T DE 602005009389T DE 602005009389 D1 DE602005009389 D1 DE 602005009389D1
Authority
DE
Germany
Prior art keywords
variable delaying
delaying line
delays
mixer
mixer delays
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE602005009389T
Other languages
English (en)
Inventor
Alessandro Minzoni
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of DE602005009389D1 publication Critical patent/DE602005009389D1/de
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE602005009389T 2004-10-27 2005-10-20 Variable verzögerungsleitung mit zwei mischer-verzögerungen Expired - Fee Related DE602005009389D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/974,564 US7116148B2 (en) 2004-10-27 2004-10-27 Variable delay line using two blender delays
PCT/EP2005/011309 WO2006045538A1 (en) 2004-10-27 2005-10-20 Variable delay line using two blender delays

Publications (1)

Publication Number Publication Date
DE602005009389D1 true DE602005009389D1 (de) 2008-10-09

Family

ID=35544724

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005009389T Expired - Fee Related DE602005009389D1 (de) 2004-10-27 2005-10-20 Variable verzögerungsleitung mit zwei mischer-verzögerungen

Country Status (7)

Country Link
US (1) US7116148B2 (de)
EP (1) EP1805895B1 (de)
JP (1) JP4564047B2 (de)
KR (1) KR100849263B1 (de)
CN (1) CN1934786B (de)
DE (1) DE602005009389D1 (de)
WO (1) WO2006045538A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7403056B2 (en) * 2006-11-22 2008-07-22 Via Technologies, Inc. Delay apparatus and method thereof
US7737750B2 (en) * 2007-01-16 2010-06-15 Infineon Technologies Ag Method and device for determining trim solution
KR100851993B1 (ko) * 2007-02-09 2008-08-13 주식회사 하이닉스반도체 오버드라이빙 신호 공급 장치
US8259888B2 (en) * 2008-05-23 2012-09-04 Integrated Device Technology, Inc. Method of processing signal data with corrected clock phase offset
US8179952B2 (en) * 2008-05-23 2012-05-15 Integrated Device Technology Inc. Programmable duty cycle distortion generation circuit
US20090290624A1 (en) * 2008-05-23 2009-11-26 Arm Limited Programmable jitter generation circuit
US8194721B2 (en) * 2008-05-23 2012-06-05 Integrated Device Technology, Inc Signal amplitude distortion within an integrated circuit
KR101771980B1 (ko) * 2011-10-20 2017-08-30 에스케이하이닉스 주식회사 위상 혼합 회로 및 이를 포함하는 지연고정루프
US8791737B2 (en) * 2012-08-20 2014-07-29 Nanya Technology Corporation Phase-locked loop and method for clock delay adjustment
KR20220003712A (ko) 2020-07-02 2022-01-11 삼성전자주식회사 지연 고정 루프 회로의 지연 회로 및 지연 고정 루프 회로

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544203A (en) 1993-02-17 1996-08-06 Texas Instruments Incorporated Fine resolution digital delay line with coarse and fine adjustment stages
JP2771464B2 (ja) 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 ディジタルｐｌｌ回路
US6101197A (en) 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
JP2001339294A (ja) * 2000-05-30 2001-12-07 Mitsubishi Electric Corp Ｄｌｌ回路
KR100527397B1 (ko) * 2000-06-30 2005-11-15 주식회사 하이닉스반도체 반도체메모리 장치에서 작은 지터를 갖는 지연고정루프
JP2002124873A (ja) 2000-10-18 2002-04-26 Mitsubishi Electric Corp 半導体装置
JP3652277B2 (ja) 2001-06-26 2005-05-25 Ｎｅｃマイクロシステム株式会社 遅延同期回路用遅延調整回路
KR100437611B1 (ko) * 2001-09-20 2004-06-30 주식회사 하이닉스반도체 혼합형 지연 록 루프 회로
US6774691B2 (en) 2003-01-07 2004-08-10 Infineon Technologies Ag High resolution interleaved delay chain

Also Published As

Publication number Publication date
EP1805895A1 (de) 2007-07-11
KR20070004753A (ko) 2007-01-09
US20060087356A1 (en) 2006-04-27
CN1934786B (zh) 2010-05-05
EP1805895B1 (de) 2008-08-27
US7116148B2 (en) 2006-10-03
KR100849263B1 (ko) 2008-07-29
CN1934786A (zh) 2007-03-21
JP4564047B2 (ja) 2010-10-20
WO2006045538A1 (en) 2006-05-04
JP2007525899A (ja) 2007-09-06

Similar Documents

Publication Publication Date Title
DE602005009389D1 (de) Variable verzögerungsleitung mit zwei mischer-verzögerungen
DE602005009657D1 (de) Übertragung in zwei Betriebsarten
DE602005017746D1 (de) Zusammensetzungen mit fluorsubstituierten olefinen
FI20041455A (fi) Antennikomponentti
DE602004004533D1 (de) Phasenmischschaltung mit verzögertem regelkreis
DE602006015448D1 (de) Tiernahrungszusammensetzungen mit zwei komponenten
DE602005011683D1 (de) Turbolader mit variabler düse
DE602005016404D1 (de) Radar-vorrichtung
DE602005000385D1 (de) Mikroelektromechanisches System mit zwei stabilen Kipplagen
DE602005025705D1 (de) Mischer mit zweiteiligen verschwenkbaren Schüssel
DE602005016947D1 (de) Reflexionsantenne
DE602005024951D1 (de) Saugfähige kleidungsstücke mit formanpassungseigenschaften
DE602006008246D1 (de) Schaltbarer PLL Schaltkreis mit zwei Loops
DE602005018146D1 (de) Radarvorrichtung
DE502005008271D1 (de) Scheinwerfer mit mehreren Blenden
ITMI20051993A1 (it) Poliolefine ricche in parte sindiotattica
DE602005002955D1 (de) Autotransformator mit 40-grad-phasenverschiebung
DE602005017683D1 (de) Winkelverstellvorrichtung
DE602005017857D1 (de) Bauteil mit Kühlanordnung
DE602006016691D1 (de) Verzögerungsstuffe mit Verbindungsklemme
DE502005002148D1 (de) Planare Mikrowellenleitung mit Richtungsänderung
DE502005000310D1 (de) Koaxialsteckverbinder
DE602006014355D1 (de) Mischer
DE602006007027D1 (de) Spannungsgesteuerte verzögerungsleitung (vcdl) mit eingebetteten multiplexer- und interpolationsfunktionen
DE602005012921D1 (de) Flachbildschirm

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE

8339 Ceased/non-payment of the annual fee