DE60116972D1 - Methode für den Entwurf eines Taktungsplans - Google Patents
Methode für den Entwurf eines TaktungsplansInfo
- Publication number
- DE60116972D1 DE60116972D1 DE60116972T DE60116972T DE60116972D1 DE 60116972 D1 DE60116972 D1 DE 60116972D1 DE 60116972 T DE60116972 T DE 60116972T DE 60116972 T DE60116972 T DE 60116972T DE 60116972 D1 DE60116972 D1 DE 60116972D1
- Authority
- DE
- Germany
- Prior art keywords
- design
- timing plan
- timing
- plan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/3312—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/12—Timing analysis or timing optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001211556A JP3953756B2 (ja) | 2001-07-12 | 2001-07-12 | タイミングバジェット設計方法 |
JP2001211556 | 2001-07-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60116972D1 true DE60116972D1 (de) | 2006-04-13 |
DE60116972T2 DE60116972T2 (de) | 2006-08-10 |
Family
ID=19046845
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60116972T Expired - Lifetime DE60116972T2 (de) | 2001-07-12 | 2001-11-06 | Verfahren zum Entwerfen von Zeitablaufbudgets |
Country Status (5)
Country | Link |
---|---|
US (1) | US6684374B2 (de) |
EP (1) | EP1276060B1 (de) |
JP (1) | JP3953756B2 (de) |
KR (1) | KR100704577B1 (de) |
DE (1) | DE60116972T2 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6845494B2 (en) * | 2001-06-08 | 2005-01-18 | Magma Design Automation, Inc. | Method for generating design constraints for modules in a hierarchical integrated circuit design system |
US6836874B2 (en) * | 2002-06-26 | 2004-12-28 | Agilent Technologies, Inc. | Systems and methods for time-budgeting a complex hierarchical integrated circuit |
JP2005149273A (ja) * | 2003-11-18 | 2005-06-09 | Matsushita Electric Ind Co Ltd | 半導体集積回路のフロアプラン装置及びフロアプラン方法 |
US7213223B2 (en) * | 2004-11-19 | 2007-05-01 | Lsi Logic Corporation | Method of estimating a total path delay in an integrated circuit design with stochastically weighted conservatism |
US7263678B2 (en) * | 2005-03-15 | 2007-08-28 | Lsi Corporation | Method of identifying floorplan problems in an integrated circuit layout |
JP4294000B2 (ja) * | 2005-03-24 | 2009-07-08 | 富士通株式会社 | クロック遅延解析装置、クロック遅延解析方法、クロック遅延解析プログラム、および記録媒体 |
WO2007017933A1 (ja) * | 2005-08-09 | 2007-02-15 | Fujitsu Limited | 遅延時間表示方法、その装置、及びプログラム |
US8504978B1 (en) * | 2009-03-30 | 2013-08-06 | Cadence Design Systems, Inc. | User interface for timing budget analysis of integrated circuit designs |
US9098661B1 (en) * | 2008-12-10 | 2015-08-04 | The Mathworks, Inc. | Extensible platform for back-annotation of target-specific characterization onto a model of a hardware system |
JP5564231B2 (ja) * | 2009-10-16 | 2014-07-30 | 株式会社日立情報通信エンジニアリング | Lsi設計方法及びプログラム |
US8397197B1 (en) * | 2011-05-25 | 2013-03-12 | Applied Micro Circuits Corporation | Integrated circuit module time delay budgeting |
CN105447215B (zh) * | 2014-09-24 | 2018-07-27 | 瑞昱半导体股份有限公司 | 数字电路设计方法及相关的系统 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5095454A (en) * | 1989-05-25 | 1992-03-10 | Gateway Design Automation Corporation | Method and apparatus for verifying timing during simulation of digital circuits |
US5222030A (en) * | 1990-04-06 | 1993-06-22 | Lsi Logic Corporation | Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof |
US5648913A (en) * | 1993-03-29 | 1997-07-15 | Xilinx, Inc. | Frequency driven layout system and method for field programmable gate arrays |
US5903472A (en) * | 1996-10-25 | 1999-05-11 | Advanced Micro Devices, Inc. | Method for performing floorplan timing analysis by selectively displaying signal paths based on slack time calculations and integrated circuit made using same |
US6510542B1 (en) * | 1998-10-08 | 2003-01-21 | Kabushiki Kaisha Toshiba | Method of placing a repeater cell in an electricalcircuit |
JP2000187676A (ja) * | 1998-12-22 | 2000-07-04 | Mitsubishi Electric Corp | 論理合成装置および論理合成プログラムを記録したコンピュータ読み取り可能な記録媒体 |
JP2001142922A (ja) * | 1999-11-15 | 2001-05-25 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置の設計方法 |
US6415426B1 (en) * | 2000-06-02 | 2002-07-02 | Incentia Design Systems, Inc. | Dynamic weighting and/or target zone analysis in timing driven placement of cells of an integrated circuit design |
-
2001
- 2001-07-12 JP JP2001211556A patent/JP3953756B2/ja not_active Expired - Fee Related
- 2001-10-31 US US09/984,782 patent/US6684374B2/en not_active Expired - Lifetime
- 2001-11-06 EP EP01309389A patent/EP1276060B1/de not_active Expired - Lifetime
- 2001-11-06 DE DE60116972T patent/DE60116972T2/de not_active Expired - Lifetime
- 2001-12-14 KR KR1020010079464A patent/KR100704577B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP1276060B1 (de) | 2006-02-01 |
US6684374B2 (en) | 2004-01-27 |
EP1276060A3 (de) | 2003-09-24 |
US20030014720A1 (en) | 2003-01-16 |
JP2003030267A (ja) | 2003-01-31 |
KR100704577B1 (ko) | 2007-04-06 |
EP1276060A2 (de) | 2003-01-15 |
JP3953756B2 (ja) | 2007-08-08 |
DE60116972T2 (de) | 2006-08-10 |
KR20030006900A (ko) | 2003-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60221166D1 (de) | Methode zum Waschen von Gasturbinen | |
DE60211325D1 (de) | Verfahren zur erfassung des gebrochenen ventilschafts | |
DE50208649D1 (de) | Verfahren zur bereitschaftshaltung eines kombikraftwerkes | |
DE50301450D1 (de) | Portionenkapsel zur Herstellung eines Getränks | |
DE60229760D1 (de) | Verbesserte methode zur abdichtung für oleds | |
ATE441367T1 (de) | Intrumentarium zum einsetzen einer zwischenwirbelprothese | |
DE60230398D1 (de) | Schlitzventile für katheter | |
DE60205413D1 (de) | Herstellungsverfahren | |
DE50205435D1 (de) | Anordnung zur Behebung von Zahnfehlstellungen | |
NO20040184L (no) | Fremgangsmate for a fremstille gjaeret sjomat | |
DE60226131D1 (de) | Strickverfahren | |
DE60116972D1 (de) | Methode für den Entwurf eines Taktungsplans | |
DE60239739D1 (de) | Werkzeug für eine armbanduhr | |
ITTO20020964A1 (it) | Metodo di fabbricazione di un albero a gomiti per un | |
DE50202895D1 (de) | Innen-Räumwerkzeug | |
NO20041150L (no) | Fremgangsmate for a danne en sammenfoyning. | |
NO20022644D0 (no) | Renseprosess | |
DE60233483D1 (de) | Reinigungsverfahren für technische gebilde | |
DE60225255D1 (de) | Fadenführer für strick- oder kulierwirkmaschine | |
DK1392722T3 (da) | Fremgangsmåde vedrörende echinocandiner | |
DE50208357D1 (de) | Ansteuerung eines leuchtrings | |
DE60223212D1 (de) | Verfahren zum Herstellen eines Sitzes oder eines Teils eines Sitzes | |
FI20002262A0 (fi) | Menetelmä proteiinin rakenteen muuttamiseksi | |
DE60305086D1 (de) | Agr-Ventil | |
AT5098U3 (de) | Anlage zur sanierung eines planums |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE |