DE60008800D1 - Programmierbare pufferschaltung - Google Patents

Programmierbare pufferschaltung

Info

Publication number
DE60008800D1
DE60008800D1 DE60008800T DE60008800T DE60008800D1 DE 60008800 D1 DE60008800 D1 DE 60008800D1 DE 60008800 T DE60008800 T DE 60008800T DE 60008800 T DE60008800 T DE 60008800T DE 60008800 D1 DE60008800 D1 DE 60008800D1
Authority
DE
Germany
Prior art keywords
reference point
buffer switching
programmable buffer
impedance
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60008800T
Other languages
English (en)
Other versions
DE60008800T2 (de
Inventor
M Volk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60008800D1 publication Critical patent/DE60008800D1/de
Publication of DE60008800T2 publication Critical patent/DE60008800T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0005—Modifications of input or output impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Circuits Of Receivers In General (AREA)
  • Communication Control (AREA)
  • Networks Using Active Elements (AREA)
  • Amplifiers (AREA)
DE60008800T 1999-12-23 2000-12-06 Programmierbare pufferschaltung Expired - Lifetime DE60008800T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US472373 1995-06-07
US09/472,373 US6347850B1 (en) 1999-12-23 1999-12-23 Programmable buffer circuit
PCT/US2000/042662 WO2001047120A2 (en) 1999-12-23 2000-12-06 Programmable buffer circuit

Publications (2)

Publication Number Publication Date
DE60008800D1 true DE60008800D1 (de) 2004-04-08
DE60008800T2 DE60008800T2 (de) 2005-02-10

Family

ID=23875263

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60008800T Expired - Lifetime DE60008800T2 (de) 1999-12-23 2000-12-06 Programmierbare pufferschaltung

Country Status (11)

Country Link
US (1) US6347850B1 (de)
EP (1) EP1247341B1 (de)
CN (1) CN1226826C (de)
AT (1) ATE261210T1 (de)
AU (1) AU4713101A (de)
DE (1) DE60008800T2 (de)
ES (1) ES2217036T3 (de)
HK (1) HK1046999B (de)
TR (1) TR200400747T4 (de)
TW (1) TW563300B (de)
WO (1) WO2001047120A2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633178B2 (en) 2001-09-28 2003-10-14 Intel Corporation Apparatus and method for power efficient line driver
JP3626452B2 (ja) * 2001-12-27 2005-03-09 株式会社東芝 半導体装置
US6965529B2 (en) 2002-06-21 2005-11-15 Intel Coproration Memory bus termination
US20040263203A1 (en) * 2003-06-27 2004-12-30 Intel Corporation Signal compensation
US7173489B1 (en) 2003-08-25 2007-02-06 Marvell Semiconductor, Inc. Programmable gain voltage buffer
DE10351016B3 (de) * 2003-10-31 2005-06-09 Infineon Technologies Ag Pseudo-dynamische Off-Chip-Treiber-Kalibrierung
US7009894B2 (en) * 2004-02-19 2006-03-07 Intel Corporation Dynamically activated memory controller data termination
US7197591B2 (en) * 2004-06-30 2007-03-27 Intel Corporation Dynamic lane, voltage and frequency adjustment for serial interconnect
JP4159553B2 (ja) * 2005-01-19 2008-10-01 エルピーダメモリ株式会社 半導体装置の出力回路及びこれを備える半導体装置、並びに、出力回路の特性調整方法
US7571406B2 (en) * 2005-08-04 2009-08-04 Freescale Semiconductor, Inc. Clock tree adjustable buffer
US7466174B2 (en) 2006-03-31 2008-12-16 Intel Corporation Fast lock scheme for phase locked loops and delay locked loops
US9276780B2 (en) * 2013-03-05 2016-03-01 Lattice Semiconductor Corporation Calibration of single-ended high-speed interfaces

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134311A (en) * 1990-06-07 1992-07-28 International Business Machines Corporation Self-adjusting impedance matching driver
US5254883A (en) * 1992-04-22 1993-10-19 Rambus, Inc. Electrical current source circuitry for a bus
US5457407A (en) * 1994-07-06 1995-10-10 Sony Electronics Inc. Binary weighted reference circuit for a variable impedance output buffer
US5955894A (en) * 1997-06-25 1999-09-21 Sun Microsystems, Inc. Method for controlling the impedance of a driver circuit
US6064224A (en) * 1998-07-31 2000-05-16 Hewlett--Packard Company Calibration sharing for CMOS output driver
US6118310A (en) * 1998-11-04 2000-09-12 Agilent Technologies Digitally controlled output driver and method for impedance matching
US6166563A (en) * 1999-04-26 2000-12-26 Intel Corporation Method and apparatus for dual mode output buffer impedance compensation

Also Published As

Publication number Publication date
ATE261210T1 (de) 2004-03-15
HK1046999B (zh) 2004-09-10
HK1046999A1 (en) 2003-01-30
CN1226826C (zh) 2005-11-09
US6347850B1 (en) 2002-02-19
AU4713101A (en) 2001-07-03
EP1247341A2 (de) 2002-10-09
ES2217036T3 (es) 2004-11-01
WO2001047120A2 (en) 2001-06-28
CN1435008A (zh) 2003-08-06
TR200400747T4 (tr) 2004-06-21
WO2001047120A3 (en) 2002-01-10
DE60008800T2 (de) 2005-02-10
EP1247341B1 (de) 2004-03-03
TW563300B (en) 2003-11-21

Similar Documents

Publication Publication Date Title
HRP20050354B1 (de)
DE60129121D1 (de) Bistabiles scharnier mit bereichen mit reduzierter spannung
AU2003299076A1 (en) Electrophysiology electrode having multiple power connections and electrophysiology devices including the same
UY34152A (es) ?oxazolidinonas substituidas y su uso?.
DE60010098D1 (de) 28-epirapaloge
UY24572A1 (es) Conjugados peg - interferon alfa
FI20001914A0 (fi) Elektrodirakenne
ES2180024T3 (es) Radio telefono.
DE60009322D1 (de) Ausgangspuffer mit Konstantschaltstrom
DE60008800D1 (de) Programmierbare pufferschaltung
JO2212B1 (en) 4-PDE inhibitors for ethan substituted with three Ariel groups
DE60125601D1 (de) Differenzstromquelle mit aktiver gleichtaktreduzierung
ES1044815Y (es) Mesa de oficina.
BR9907025B1 (pt) Polissacarídeos sintéticos e uso dos mesmos
FI20002017A (fi) Viritettävä venttiilin säätö, jossa on ennakoiva lähtövaste
DE50213926D1 (de) Portsystem für einen perkutan implantierten port
DK0753239T3 (da) Impedanspuffer-MOS-kredsløb med dynamisk reduceret tærskelværdispænding, som til anvendelse i en udgangspuffer for en hørea
ATE336926T1 (de) Möbel
EP0949755A3 (de) Verstärker mit geschalteten Kapazitäten mit Ein-Takt-Verzögerung
BR0014046B1 (pt) estabilizadores poliméricos com grande afinidade com pasta.
DE60100605D1 (de) Leitungstreiber mit adaptiver Ausgangsimpedanz
AU2001242742A1 (en) Copper-tolerant yeast and pectinase produced by the copper-tolerant yeast
ITTO20020811A1 (it) Buffer d'uscita con comando rapido.
DE29805131U1 (de) Funkgesteuerte Steckdose mit einstellbarer, begrenzter Schaltzeit
DE69933319D1 (de) Strombegrenzungsempfänger mit Impedanz- /Lastanpassung für einen Empfängerchip in abgeschaltetem Zustand

Legal Events

Date Code Title Description
8364 No opposition during term of opposition