DE4030631A1 - Ecl-multiplexeranordnung - Google Patents
Ecl-multiplexeranordnungInfo
- Publication number
- DE4030631A1 DE4030631A1 DE19904030631 DE4030631A DE4030631A1 DE 4030631 A1 DE4030631 A1 DE 4030631A1 DE 19904030631 DE19904030631 DE 19904030631 DE 4030631 A DE4030631 A DE 4030631A DE 4030631 A1 DE4030631 A1 DE 4030631A1
- Authority
- DE
- Germany
- Prior art keywords
- transistors
- transistor
- address
- emitter
- multiplexer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001747 exhibiting effect Effects 0.000 title 1
- 230000000295 complement effect Effects 0.000 claims abstract description 10
- 230000035945 sensitivity Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
- H03K17/6257—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means
- H03K17/6264—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means using current steering means
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19904030631 DE4030631A1 (de) | 1990-09-27 | 1990-09-27 | Ecl-multiplexeranordnung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19904030631 DE4030631A1 (de) | 1990-09-27 | 1990-09-27 | Ecl-multiplexeranordnung |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4030631A1 true DE4030631A1 (de) | 1992-04-09 |
DE4030631C2 DE4030631C2 (enrdf_load_stackoverflow) | 1992-07-09 |
Family
ID=6415125
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19904030631 Granted DE4030631A1 (de) | 1990-09-27 | 1990-09-27 | Ecl-multiplexeranordnung |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE4030631A1 (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4304262C1 (de) * | 1993-02-12 | 1993-10-07 | Siemens Ag | Multiplexeranordnung in Stromschaltertechnik |
EP0613247A2 (en) * | 1993-01-08 | 1994-08-31 | DYNA LOGIC CORPORATION (a Californian Corporation) | BICMOS reprogrammable logic |
EP0599517A3 (en) * | 1992-11-17 | 1994-09-14 | At & T Corp | Digital bipolar logic gates suitable for low-voltage operation. |
US6002268A (en) * | 1993-01-08 | 1999-12-14 | Dynachip Corporation | FPGA with conductors segmented by active repeaters |
WO2006013492A1 (en) * | 2004-07-29 | 2006-02-09 | Koninklijke Philips Electronics N.V. | Combinatorial logic circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3339498A1 (de) * | 1982-11-01 | 1984-05-24 | Hitachi, Ltd., Tokio/Tokyo | Schnelle logische schaltung |
-
1990
- 1990-09-27 DE DE19904030631 patent/DE4030631A1/de active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3339498A1 (de) * | 1982-11-01 | 1984-05-24 | Hitachi, Ltd., Tokio/Tokyo | Schnelle logische schaltung |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0599517A3 (en) * | 1992-11-17 | 1994-09-14 | At & T Corp | Digital bipolar logic gates suitable for low-voltage operation. |
EP0613247A2 (en) * | 1993-01-08 | 1994-08-31 | DYNA LOGIC CORPORATION (a Californian Corporation) | BICMOS reprogrammable logic |
US5668495A (en) * | 1993-01-08 | 1997-09-16 | Dynachip Corporation | BiCMOS reprogrammable logic |
US6002268A (en) * | 1993-01-08 | 1999-12-14 | Dynachip Corporation | FPGA with conductors segmented by active repeaters |
DE4304262C1 (de) * | 1993-02-12 | 1993-10-07 | Siemens Ag | Multiplexeranordnung in Stromschaltertechnik |
US5402013A (en) * | 1993-02-12 | 1995-03-28 | Siemens Aktiengesellschaft | Common mode logic multiplexer configuration |
EP0610770A3 (de) * | 1993-02-12 | 1995-04-19 | Siemens Ag | Multiplexeranordnung in Stromschaltertechnik. |
JP3336105B2 (ja) | 1993-02-12 | 2002-10-21 | シーメンス アクチエンゲゼルシヤフト | マルチプレクサ装置 |
WO2006013492A1 (en) * | 2004-07-29 | 2006-02-09 | Koninklijke Philips Electronics N.V. | Combinatorial logic circuit |
US7872503B2 (en) | 2004-07-29 | 2011-01-18 | St-Ericsson Sa | Combinatorial logic circuit |
Also Published As
Publication number | Publication date |
---|---|
DE4030631C2 (enrdf_load_stackoverflow) | 1992-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0096944B1 (de) | Schaltungsanordnung mit mehreren, durch aktive Schaltungen gebildeten Signalpfaden | |
DE68913610T2 (de) | Abtastbare Register-/Verriegelungsschaltung. | |
DE1762172C3 (de) | Verknüpfungsschaltung mit Stromübernahmeschaltern | |
DE3339498C2 (enrdf_load_stackoverflow) | ||
DE2204437A1 (de) | Ternäre logische Schaltung | |
DE2203456B2 (de) | Aus Transistoren aufgebaute bistabile Multivibratorschaltung vom Master/Slave-Typ | |
DE2416534A1 (de) | Komplementaer-symmetrische verstoerkerschaltung | |
DE4030631C2 (enrdf_load_stackoverflow) | ||
DE3687992T2 (de) | TTL-Tristate-Ausgangsschaltung. | |
DE2524044C3 (de) | Universelles Verknüpfungsglied für den Subnanosekundenbereich | |
DE2723987A1 (de) | Stromuebernahmeschalter | |
DE1512424B2 (de) | Schaltungsanordnung zur Erzeugung eines Ausgangssignals entsprechend der Bedeutung eines Eingängssignals | |
DE1906757A1 (de) | Schaltung zur Realisierung des sogenannten exklusiven ODER | |
DE1267249B (de) | Eingangstorschaltung fuer eine bistabile Speicherschaltung | |
EP0421016A1 (de) | ECL-TTL-Signalpegelwandler | |
EP0905892B1 (de) | RS-Flip-Flop mit Enable-Eingängen | |
DE2626928C2 (de) | Logisch gesteuerte Verriegelungsschaltung | |
EP0368859B1 (de) | Programmierbare schaltungsanordnung | |
DE2246756C3 (de) | Elektronischer Datenspeicher | |
DE3836836A1 (de) | Umsetzschaltung | |
DE2027991A1 (enrdf_load_stackoverflow) | ||
DE69022001T2 (de) | ECL-Logikschaltung mit Diodenlast. | |
DE69509606T2 (de) | Logische Schaltung mit Differenzstufen | |
WO1998054839A1 (de) | Eingangsschaltung für eine integrierte schaltung | |
DE3783672T2 (de) | Schaltung mit gemeinsamer verbindung und ausschaltfunktion. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |