DE3929351C1 - - Google Patents
Info
- Publication number
- DE3929351C1 DE3929351C1 DE3929351A DE3929351A DE3929351C1 DE 3929351 C1 DE3929351 C1 DE 3929351C1 DE 3929351 A DE3929351 A DE 3929351A DE 3929351 A DE3929351 A DE 3929351A DE 3929351 C1 DE3929351 C1 DE 3929351C1
- Authority
- DE
- Germany
- Prior art keywords
- signal level
- field effect
- effect transistor
- converter
- supply voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
- H03K19/017518—Interface arrangements using a combination of bipolar and field effect transistors [BIFET]
- H03K19/017527—Interface arrangements using a combination of bipolar and field effect transistors [BIFET] with at least one differential stage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
- H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3929351A DE3929351C1 (US20030107996A1-20030612-P00058.png) | 1989-09-04 | 1989-09-04 | |
EP19900115418 EP0416323A3 (en) | 1989-09-04 | 1990-08-10 | Signal level converter |
JP2230481A JPH0399517A (ja) | 1989-09-04 | 1990-08-31 | 信号レベル変換器 |
IE319990A IE903199A1 (en) | 1989-09-04 | 1990-09-03 | Signal level converter |
US07/577,472 US5122689A (en) | 1989-09-04 | 1990-09-04 | Cmos to ecl/cml level converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3929351A DE3929351C1 (US20030107996A1-20030612-P00058.png) | 1989-09-04 | 1989-09-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3929351C1 true DE3929351C1 (US20030107996A1-20030612-P00058.png) | 1990-10-11 |
Family
ID=6388611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3929351A Expired - Fee Related DE3929351C1 (US20030107996A1-20030612-P00058.png) | 1989-09-04 | 1989-09-04 |
Country Status (5)
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4112310A1 (de) * | 1991-04-15 | 1992-10-22 | Siemens Ag | Signalpegelwandler |
DE4337076A1 (de) * | 1992-12-15 | 1994-06-16 | Mitsubishi Electric Corp | Halbleiterschaltkreis |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW353535U (en) * | 1990-11-19 | 1999-02-21 | Hitachi Ltd | Memory circuit improved in electrical characteristics |
US5343094A (en) * | 1993-01-13 | 1994-08-30 | National Semiconductor Corporation | Low noise logic amplifier with nondifferential to differential conversion |
JPH098637A (ja) * | 1995-06-21 | 1997-01-10 | Fujitsu Ltd | 半導体装置 |
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
EP1211804B1 (en) * | 2000-12-04 | 2007-03-28 | Infineon Technologies AG | Driver for an external FET with high accuracy and gate voltage protection |
US7239636B2 (en) | 2001-07-23 | 2007-07-03 | Broadcom Corporation | Multiple virtual channels for use in network devices |
US7295555B2 (en) * | 2002-03-08 | 2007-11-13 | Broadcom Corporation | System and method for identifying upper layer protocol message boundaries |
US7934021B2 (en) * | 2002-08-29 | 2011-04-26 | Broadcom Corporation | System and method for network interfacing |
US7346701B2 (en) | 2002-08-30 | 2008-03-18 | Broadcom Corporation | System and method for TCP offload |
US8180928B2 (en) * | 2002-08-30 | 2012-05-15 | Broadcom Corporation | Method and system for supporting read operations with CRC for iSCSI and iSCSI chimney |
WO2004021626A2 (en) * | 2002-08-30 | 2004-03-11 | Broadcom Corporation | System and method for handling out-of-order frames |
US7313623B2 (en) * | 2002-08-30 | 2007-12-25 | Broadcom Corporation | System and method for TCP/IP offload independent of bandwidth delay product |
US8824616B1 (en) * | 2012-03-30 | 2014-09-02 | Inphi Corporation | CMOS interpolator for a serializer/deserializer communication application |
US8995600B1 (en) * | 2012-03-30 | 2015-03-31 | Inphi Corporation | CMOS interpolator for a serializer/deserializer communication application |
US8885691B1 (en) | 2013-02-22 | 2014-11-11 | Inphi Corporation | Voltage regulator for a serializer/deserializer communication application |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2443219B2 (de) * | 1974-09-10 | 1976-09-23 | Logikschaltung in komplementaer- kanal-mis-technik |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3215518C1 (de) * | 1982-04-26 | 1983-08-11 | Siemens AG, 1000 Berlin und 8000 München | Verknuepfungsglied mit einem Emitterfolger als Eingangsschaltung |
JPS60141019A (ja) * | 1983-12-28 | 1985-07-26 | Nec Corp | 論理回路 |
US4615951A (en) * | 1984-12-18 | 1986-10-07 | North American Philips Corporation | Metallized rare earth garnet and metal seals to same |
JPS62242419A (ja) * | 1986-04-15 | 1987-10-23 | Matsushita Electric Ind Co Ltd | 化合物半導体集積回路 |
JP2585599B2 (ja) * | 1987-06-05 | 1997-02-26 | 株式会社日立製作所 | 出力インタ−フエ−ス回路 |
JPH01195719A (ja) * | 1988-01-30 | 1989-08-07 | Nec Corp | 半導体集積回路 |
JPH01261023A (ja) * | 1988-04-12 | 1989-10-18 | Hitachi Ltd | 半導体集積回路装置 |
JP2580250B2 (ja) * | 1988-05-11 | 1997-02-12 | 日本電信電話株式会社 | バイポーラcmosレベル変換回路 |
-
1989
- 1989-09-04 DE DE3929351A patent/DE3929351C1/de not_active Expired - Fee Related
-
1990
- 1990-08-10 EP EP19900115418 patent/EP0416323A3/de not_active Withdrawn
- 1990-08-31 JP JP2230481A patent/JPH0399517A/ja active Pending
- 1990-09-03 IE IE319990A patent/IE903199A1/en unknown
- 1990-09-04 US US07/577,472 patent/US5122689A/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2443219B2 (de) * | 1974-09-10 | 1976-09-23 | Logikschaltung in komplementaer- kanal-mis-technik |
Non-Patent Citations (1)
Title |
---|
Milman, Halkias: Integrated Electronics, Mc-Graw-Hill, Tokyo u.a., 1972, S. 336-338 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4112310A1 (de) * | 1991-04-15 | 1992-10-22 | Siemens Ag | Signalpegelwandler |
DE4337076A1 (de) * | 1992-12-15 | 1994-06-16 | Mitsubishi Electric Corp | Halbleiterschaltkreis |
Also Published As
Publication number | Publication date |
---|---|
EP0416323A2 (de) | 1991-03-13 |
EP0416323A3 (en) | 1991-04-24 |
JPH0399517A (ja) | 1991-04-24 |
IE903199A1 (en) | 1991-03-13 |
US5122689A (en) | 1992-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3929351C1 (US20030107996A1-20030612-P00058.png) | ||
DE19525237A1 (de) | Pegelschieberschaltung | |
DE3735948A1 (de) | Pegelumsetzerschaltung | |
DE1762172B2 (de) | Verknuepfungsschaltung mit stromuebernahmeschaltern | |
DE4232049C1 (de) | Integrierte Halbleiterschaltungsanordnung | |
DE4010145C1 (US20030107996A1-20030612-P00058.png) | ||
DE2329643C3 (de) | Schaltung zur Signalpegelumsetzung | |
DE60209621T2 (de) | Stromschaltkreis | |
DE3900232A1 (de) | Bicmos-inverterschaltkreis | |
DE1537185B2 (de) | Amplitudenfilter | |
DE4000780C1 (US20030107996A1-20030612-P00058.png) | ||
DE1901808A1 (de) | Schaltungsanordnung zur Durchfuehrung logischer Funktionen | |
DE1284521C2 (de) | Schaltungsanordnung mit einem mehremitter-transistor | |
DE2000401C3 (de) | Schaltungsanordnung zur Umsetzung von Signalspannungen aus Schaltkreisen mit in der Sättigung betriebenen Transistoren in solche für Schaltkreise, in denen die Sättigung vermieden ist | |
DE69630018T2 (de) | Logische schaltung für niedrige spannungen | |
DE2231931C3 (de) | Verstärkerschaltung mit komplementärsymmetrischen Transistoren | |
DE3712998C2 (US20030107996A1-20030612-P00058.png) | ||
DE2903659C2 (US20030107996A1-20030612-P00058.png) | ||
EP0048490B1 (de) | Schaltungsanordnung zum Umsetzen eines binären Eingangssignals in ein Telegrafiersignal | |
DE3801530C2 (US20030107996A1-20030612-P00058.png) | ||
DE69531771T2 (de) | Hochspannungs-Analogschalter | |
DE4326282C2 (de) | Stromquellenschaltung | |
DE3929350C1 (en) | CMOS input to digital output signal level converter - has PMOS and NMOS FET control transistors and current limiter | |
DE4307856C2 (de) | Schaltungsanordnung | |
DE2206947B2 (de) | Elektronischer, durch impulse gesteuerter umschalter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8100 | Publication of the examined application without publication of unexamined application | ||
D1 | Grant (no unexamined application published) patent law 81 | ||
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |