DE3887335D1 - Integrierte schaltungen. - Google Patents
Integrierte schaltungen.Info
- Publication number
- DE3887335D1 DE3887335D1 DE88905982T DE3887335T DE3887335D1 DE 3887335 D1 DE3887335 D1 DE 3887335D1 DE 88905982 T DE88905982 T DE 88905982T DE 3887335 T DE3887335 T DE 3887335T DE 3887335 D1 DE3887335 D1 DE 3887335D1
- Authority
- DE
- Germany
- Prior art keywords
- circuit
- pct
- circuits
- logic
- component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
- G01R31/318511—Wafer Test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB878716849A GB8716849D0 (en) | 1987-07-17 | 1987-07-17 | Electronics & power |
GB888800253A GB8800253D0 (en) | 1987-07-17 | 1988-01-07 | Fault tolerant ultra large scale integration |
PCT/GB1988/000570 WO1989000728A1 (en) | 1987-07-17 | 1988-07-15 | Integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3887335D1 true DE3887335D1 (de) | 1994-03-03 |
DE3887335T2 DE3887335T2 (de) | 1994-08-25 |
Family
ID=26292503
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3887335T Expired - Fee Related DE3887335T2 (de) | 1987-07-17 | 1988-07-15 | Integrierte schaltungen. |
Country Status (5)
Country | Link |
---|---|
US (1) | US5055774A (de) |
EP (1) | EP0366702B1 (de) |
JP (1) | JPH02504309A (de) |
DE (1) | DE3887335T2 (de) |
WO (1) | WO1989000728A1 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5390131A (en) * | 1992-04-06 | 1995-02-14 | Hewlett-Packard Company | Apparatus and method for displaying wafer test results in real time |
US5539878A (en) * | 1995-06-16 | 1996-07-23 | Elonex Technologies, Inc. | Parallel testing of CPU cache and instruction units |
JP2944578B2 (ja) * | 1997-06-13 | 1999-09-06 | 日本電気アイシーマイコンシステム株式会社 | Romテスト回路 |
CN1952906A (zh) * | 2005-10-21 | 2007-04-25 | 鸿富锦精密工业(深圳)有限公司 | 主机串口的测试系统及方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1131085A (en) * | 1966-03-25 | 1968-10-23 | Secr Defence | Improvements in or relating to the testing and repair of electronic digital computers |
US4038648A (en) * | 1974-06-03 | 1977-07-26 | Chesley Gilman D | Self-configurable circuit structure for achieving wafer scale integration |
US4398248A (en) * | 1980-10-20 | 1983-08-09 | Mcdonnell Douglas Corporation | Adaptive WSI/MNOS solid state memory system |
US4254477A (en) * | 1978-10-25 | 1981-03-03 | Mcdonnell Douglas Corporation | Reconfigurable memory circuit |
GB2184268B (en) * | 1985-12-13 | 1989-11-22 | Anamartic Ltd | Fault tolerant memory system |
-
1988
- 1988-07-15 JP JP63505902A patent/JPH02504309A/ja active Pending
- 1988-07-15 WO PCT/GB1988/000570 patent/WO1989000728A1/en active IP Right Grant
- 1988-07-15 EP EP88905982A patent/EP0366702B1/de not_active Expired - Lifetime
- 1988-07-15 US US07/458,612 patent/US5055774A/en not_active Expired - Fee Related
- 1988-07-15 DE DE3887335T patent/DE3887335T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO1989000728A1 (en) | 1989-01-26 |
DE3887335T2 (de) | 1994-08-25 |
EP0366702A1 (de) | 1990-05-09 |
EP0366702B1 (de) | 1994-01-19 |
US5055774A (en) | 1991-10-08 |
JPH02504309A (ja) | 1990-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4875003A (en) | Non-contact I/O signal pad scan testing of VLSI circuits | |
EP0834124B1 (de) | Parallele prüfung eines cpu-cachespeichers sowie befehlseinheit | |
Zorian | A structured testability approach for multi-chip modules based on BIST and boundary-scan | |
DE2964292D1 (en) | Large scale integrated circuit wafer and method of testing same | |
ATE273520T1 (de) | System und verfahren zur prüfung von integrierten schaltungen | |
US6948105B2 (en) | Method of evaluating core based system-on-a-chip (SoC) and structure of SoC incorporating same | |
JPH0481147B2 (de) | ||
JPH11316264A (ja) | 半導体装置の並列テスト回路 | |
BR7808233A (pt) | Circuitos e processo de teste e diagnostico in situ,para pastilhas cml | |
US4658400A (en) | WSI tester | |
DE10393176T5 (de) | Verfahren zum Evaluieren eines kernbasierten Systems auf einem Chip | |
Zorian | A universal testability strategy for multi-chip modules based on BIST and boundary-scan | |
Bula et al. | Gross delay defect evaluation for a CMOS logic design system product | |
JPH05281308A (ja) | 論理集積回路 | |
DE3887335D1 (de) | Integrierte schaltungen. | |
US5396500A (en) | Semiconductor integrated circuit device with fault detecting function | |
Jandhyala et al. | Design-for-test analysis of a buffered sdram dimm | |
JPH11204597A (ja) | 半導体装置の製造方法および半導体ウエハ | |
JP2633539B2 (ja) | 論理集積回路のテストデータ作成方式 | |
US7141995B2 (en) | Semiconductor manufacturing device and semiconductor manufacturing method | |
Mucha et al. | Self-test in a standard cell environment | |
JP2000124278A (ja) | 半導体装置及び半導体装置の試験方法 | |
JPH02235356A (ja) | 半導体装置 | |
Aubusson et al. | Wafer scale integration: A new approach | |
JP3012242B2 (ja) | 半導体集積回路の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |