DE3874518D1 - Fehlererkennungs- und -meldemechanismus ueber einen synchronbus. - Google Patents

Fehlererkennungs- und -meldemechanismus ueber einen synchronbus.

Info

Publication number
DE3874518D1
DE3874518D1 DE8888480002T DE3874518T DE3874518D1 DE 3874518 D1 DE3874518 D1 DE 3874518D1 DE 8888480002 T DE8888480002 T DE 8888480002T DE 3874518 T DE3874518 T DE 3874518T DE 3874518 D1 DE3874518 D1 DE 3874518D1
Authority
DE
Germany
Prior art keywords
error detection
mechanism via
synchronous bus
message mechanism
message
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888480002T
Other languages
English (en)
Other versions
DE3874518T2 (de
Inventor
Jean-Marc Munier
Michel Peyronnenc
Michel Poret
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE3874518D1 publication Critical patent/DE3874518D1/de
Application granted granted Critical
Publication of DE3874518T2 publication Critical patent/DE3874518T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766Error or fault reporting or storing
    • G06F11/0772Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/405Coupling between buses using bus bridges where the bridge performs a synchronising function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
DE8888480002T 1988-01-22 1988-01-22 Fehlererkennungs- und -meldemechanismus ueber einen synchronbus. Expired - Fee Related DE3874518T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP88480002A EP0325078B1 (de) 1988-01-22 1988-01-22 Fehlererkennungs- und -meldemechanismus über einen Synchronbus

Publications (2)

Publication Number Publication Date
DE3874518D1 true DE3874518D1 (de) 1992-10-15
DE3874518T2 DE3874518T2 (de) 1993-04-08

Family

ID=8200484

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8888480002T Expired - Fee Related DE3874518T2 (de) 1988-01-22 1988-01-22 Fehlererkennungs- und -meldemechanismus ueber einen synchronbus.

Country Status (4)

Country Link
US (1) US4972345A (de)
EP (1) EP0325078B1 (de)
JP (1) JPH01208924A (de)
DE (1) DE3874518T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03201289A (ja) * 1989-12-27 1991-09-03 Internatl Business Mach Corp <Ibm> 半導体モジユールのための入力信号リドライバ
US5161162A (en) * 1990-04-12 1992-11-03 Sun Microsystems, Inc. Method and apparatus for system bus testability through loopback
US5465346A (en) * 1991-12-30 1995-11-07 Dell Usa, L.P. Method and apparatus for synchronous bus interface optimization
US5392424A (en) * 1992-06-11 1995-02-21 Allen-Bradley Company, Inc. Apparatus for detecting parity errors among asynchronous digital signals
US5881072A (en) * 1996-06-28 1999-03-09 International Business Machines Corporation Method of detecting error correction devices on plug-compatible memory modules
US6035425A (en) * 1997-09-29 2000-03-07 Lsi Logic Corporation Testing a peripheral bus for data transfer integrity by detecting corruption of transferred data
US6044479A (en) * 1998-01-29 2000-03-28 International Business Machines Corporation Human sensorially significant sequential error event notification for an ECC system
GB2367648B (en) * 2000-10-03 2002-08-28 Sun Microsystems Inc Multiple trap avoidance mechanism
GB2367646B (en) * 2000-10-03 2002-11-20 Sun Microsystems Inc Resource access control
GB2367645B (en) * 2000-10-03 2002-11-20 Sun Microsystems Inc Memory access control
GB2367647B (en) * 2000-10-03 2002-11-20 Sun Microsystems Inc Resource access control for a processor

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5226663B2 (de) * 1971-12-23 1977-07-15
GB1401261A (en) * 1972-01-13 1975-07-16 Siemens Ag Data transmission systems
US4099234A (en) * 1976-11-15 1978-07-04 Honeywell Information Systems Inc. Input/output processing system utilizing locked processors
US4174536A (en) * 1977-01-21 1979-11-13 Massachusetts Institute Of Technology Digital communications controller with firmware control
US4627054A (en) * 1984-08-27 1986-12-02 International Business Machines Corporation Multiprocessor array error detection and recovery apparatus

Also Published As

Publication number Publication date
EP0325078B1 (de) 1992-09-09
JPH01208924A (ja) 1989-08-22
EP0325078A1 (de) 1989-07-26
US4972345A (en) 1990-11-20
DE3874518T2 (de) 1993-04-08

Similar Documents

Publication Publication Date Title
DE68908476D1 (de) Antiblockier-mechanismus.
DE68914402D1 (de) Toner-Wiedergewinnungsvorrichtung.
NO890667D0 (no) Merkelapp.
DE68918534T2 (de) Informationsverarbeitungseinrichtung.
FI882757A (fi) Provtagare.
DE68913807D1 (de) Taktgeber.
NO884964L (no) Etikett.
DE3874518D1 (de) Fehlererkennungs- und -meldemechanismus ueber einen synchronbus.
DE68919013D1 (de) Entwicklungssystem.
DE68912255T2 (de) Bojenentwicklungseinrichtung.
DE68918305D1 (de) Schalter.
DE68914972T2 (de) Automatische kasse.
DE68923689D1 (de) Fernsprechweckdetektor.
DE68924325T2 (de) Zustandserkennung.
BR8806356A (pt) Bolsa conversivel em um encosto,bolsa com encosto e encosto com bolsa
NO892544L (no) Deteksjonssystem.
DE68920464T2 (de) Taktgesteuerte Datenabtastschaltung.
IT8819061A0 (it) Orologio a doppia cassa.
IT1226579B (it) Impaccatore a ciclo duplicato.
FI891741A0 (fi) Ringformigt datanaet.
NO165219C (no) Spilleautomat.
FI871136A0 (fi) Bostadsskydd foer katastrofomraode.
FI895622A0 (fi) Anti-hcg-antikroppar.
NO904310D0 (no) Vindu, spesielt for installasjon i et skraatak.
ES1008225Y (es) Palillero perfeccionado.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee