DE3688802D1 - Arithmetische einheit mit einfachem ueberlaufdetektionssystem. - Google Patents

Arithmetische einheit mit einfachem ueberlaufdetektionssystem.

Info

Publication number
DE3688802D1
DE3688802D1 DE8686105173T DE3688802T DE3688802D1 DE 3688802 D1 DE3688802 D1 DE 3688802D1 DE 8686105173 T DE8686105173 T DE 8686105173T DE 3688802 T DE3688802 T DE 3688802T DE 3688802 D1 DE3688802 D1 DE 3688802D1
Authority
DE
Germany
Prior art keywords
detection system
arithmetic unit
overflow detection
simple overflow
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686105173T
Other languages
English (en)
Other versions
DE3688802T2 (de
Inventor
Yasushi Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE3688802D1 publication Critical patent/DE3688802D1/de
Publication of DE3688802T2 publication Critical patent/DE3688802T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3816—Accepting numbers of variable word length
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
DE86105173T 1985-04-16 1986-04-15 Arithmetische Einheit mit einfachem Überlaufdetektionssystem. Expired - Fee Related DE3688802T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60080817A JPS61239327A (ja) 1985-04-16 1985-04-16 オ−バフロ−検出方式

Publications (2)

Publication Number Publication Date
DE3688802D1 true DE3688802D1 (de) 1993-09-09
DE3688802T2 DE3688802T2 (de) 1993-11-18

Family

ID=13729000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE86105173T Expired - Fee Related DE3688802T2 (de) 1985-04-16 1986-04-15 Arithmetische Einheit mit einfachem Überlaufdetektionssystem.

Country Status (4)

Country Link
US (1) US4768160A (de)
EP (1) EP0198470B1 (de)
JP (1) JPS61239327A (de)
DE (1) DE3688802T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07113886B2 (ja) * 1987-05-11 1995-12-06 株式会社日立製作所 演算回路
US5189636A (en) * 1987-11-16 1993-02-23 Intel Corporation Dual mode combining circuitry
AU626847B2 (en) * 1987-11-16 1992-08-13 Intel Corporation Dual mode adder circuitry
US5047975A (en) * 1987-11-16 1991-09-10 Intel Corporation Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode
JPH01161436A (ja) * 1987-12-17 1989-06-26 Nec Corp 演算処理装置
US4901268A (en) * 1988-08-19 1990-02-13 General Electric Company Multiple function data processor
JP2739487B2 (ja) * 1988-12-20 1998-04-15 株式会社日立製作所 描画処理装置及びその描画処理装置を用いた画像表示装置
JP3076046B2 (ja) * 1989-01-31 2000-08-14 日本電気株式会社 例外検出回路
GB8904392D0 (en) * 1989-02-27 1989-04-12 Ibm An arithmetic logic unit for a graphics processor
JPH0454679A (ja) * 1990-06-25 1992-02-21 Nec Corp 演算装置
JP2894015B2 (ja) * 1991-06-28 1999-05-24 日本電気株式会社 桁あふれ検出方法および回路
JP2806171B2 (ja) * 1992-08-31 1998-09-30 日本電気株式会社 データ演算装置
US5327369A (en) * 1993-03-31 1994-07-05 Intel Corporation Digital adder and method for adding 64-bit, 16-bit and 8-bit words
JPH06309147A (ja) * 1993-04-22 1994-11-04 Nec Corp 演算回路
JPH0736777A (ja) * 1993-07-22 1995-02-07 Matsushita Electric Ind Co Ltd アドレスアクセス方法及びその装置
JPH07168696A (ja) * 1993-10-19 1995-07-04 Mitsubishi Electric Corp ２進数加算器のオーバフロー，アンダフロー処理回路
US5390135A (en) * 1993-11-29 1995-02-14 Hewlett-Packard Parallel shift and add circuit and method
US5883824A (en) * 1993-11-29 1999-03-16 Hewlett-Packard Company Parallel adding and averaging circuit and method
JP2789577B2 (ja) * 1995-02-07 1998-08-20 日本電気株式会社 加算オーバフロ検出回路
JP3356613B2 (ja) * 1996-02-14 2002-12-16 日本電気株式会社 加算方法および加算器
US5835782A (en) * 1996-03-04 1998-11-10 Intel Corporation Packed/add and packed subtract operations
GB2317466B (en) * 1996-09-23 2000-11-08 Advanced Risc Mach Ltd Data processing condition code flags
EP0974913B1 (de) * 1997-12-10 2009-11-25 Seiko Epson Corporation Entzifferungs/Verzifferungssystem
US6490673B1 (en) * 1998-11-27 2002-12-03 Matsushita Electric Industrial Co., Ltd Processor, compiling apparatus, and compile program recorded on a recording medium
US6449629B1 (en) * 1999-05-12 2002-09-10 Agere Systems Guardian Corp. Three input split-adder
US6748411B1 (en) * 2000-11-20 2004-06-08 Agere Systems Inc. Hierarchical carry-select multiple-input split adder
US7219118B2 (en) * 2001-11-06 2007-05-15 Broadcom Corporation SIMD addition circuit
US20100023733A1 (en) * 2008-04-15 2010-01-28 Vns Portfolio Llc Microprocessor Extended Instruction Set Precision Mode
CN101803206B (zh) * 2008-08-15 2013-09-04 Lsi公司 近码字的rom列表解码
US10067744B2 (en) * 2016-12-08 2018-09-04 International Business Machines Corporation Overflow detection for sign-magnitude adders

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4203157A (en) * 1978-09-05 1980-05-13 Motorola, Inc. Carry anticipator circuit and method
JPS6046448B2 (ja) * 1980-07-11 1985-10-16 株式会社日立製作所 オ−バフロ−検出方式

Also Published As

Publication number Publication date
EP0198470B1 (de) 1993-08-04
EP0198470A3 (en) 1989-09-06
EP0198470A2 (de) 1986-10-22
DE3688802T2 (de) 1993-11-18
US4768160A (en) 1988-08-30
JPH0353652B2 (de) 1991-08-15
JPS61239327A (ja) 1986-10-24

Similar Documents

Publication Publication Date Title
DE3688802T2 (de) Arithmetische Einheit mit einfachem Überlaufdetektionssystem.
DE3689226T2 (de) Multiprozessorsystem mit multihierarchischen Ebenen.
NO863995L (no) Gjennomsiktig gjenstand.
DE3672080D1 (de) Fuehler.
DE3673031D1 (de) Wasserentionisierungssystem.
DE3782126D1 (de) Vervielfaeltigungsgeraet mit fehlerermittlungssystem.
DE3676043D1 (de) Peritoneal-geraetesystem.
DE3676449D1 (de) Tamponeinfuehrvorrichtung.
DE3679374D1 (de) Einrichtung zur richtungsbestimmung.
DE3586233D1 (de) Arithmetischer prozessor mit paralleler akkumulierfunktion.
DE3671672D1 (de) Anzeigevorrichtung mit ansteuerung.
DE3676103D1 (de) Antiblockiersystem mit failsafefunktion.
NO862568L (no) Databehandlingssystem.
DE3676614D1 (de) Anzeigevorrichtung mit ansteuerung.
DE3767795D1 (de) Atemschutzeinrichtung mit signalverarbeitungseinheit.
DE3671973D1 (de) Beschleunigungsaufnehmer mit schwingfaehigem element.
FI870006A0 (fi) Inkontinensskydd samt saett foer dess tillverkning.
DE3689602D1 (de) Positionsdetektionsvorrichtung.
DE3650707D1 (de) Informationsverarbeitungsanlage mit gesamtsystemsteuerungsabhängigem Unterstützungsmittel
DE3684998D1 (de) Logisch arithmetische schaltung.
DE3786072D1 (de) Fliesskomma-arithmetisches geraet.
FI854000L (fi) Skaerverktyg med en slitbestaendig belaeggning.
NO855041L (no) Sensorenhet.
DE3683463D1 (de) Geschwindigkeitsmessaufnehmer.
FI862805A (fi) Bicykliska foereningar.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee