DE3688139T2 - Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit. - Google Patents

Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit.

Info

Publication number
DE3688139T2
DE3688139T2 DE86430056T DE3688139T DE3688139T2 DE 3688139 T2 DE3688139 T2 DE 3688139T2 DE 86430056 T DE86430056 T DE 86430056T DE 3688139 T DE3688139 T DE 3688139T DE 3688139 T2 DE3688139 T2 DE 3688139T2
Authority
DE
Germany
Prior art keywords
bit
main processor
data bus
drivers
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE86430056T
Other languages
German (de)
English (en)
Other versions
DE3688139D1 (de
Inventor
Michel Bauge
Gerard Boudon
Pierre Mollier
Jean-Luc Peter
Yiannis John Yamour
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3688139D1 publication Critical patent/DE3688139D1/de
Publication of DE3688139T2 publication Critical patent/DE3688139T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Bus Control (AREA)
DE86430056T 1986-12-30 1986-12-30 Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit. Expired - Fee Related DE3688139T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP86430056A EP0273081B1 (en) 1986-12-30 1986-12-30 Improved duplicated circuit arrangement for fast transmission and repairability

Publications (2)

Publication Number Publication Date
DE3688139D1 DE3688139D1 (de) 1993-04-29
DE3688139T2 true DE3688139T2 (de) 1993-10-07

Family

ID=8196416

Family Applications (1)

Application Number Title Priority Date Filing Date
DE86430056T Expired - Fee Related DE3688139T2 (de) 1986-12-30 1986-12-30 Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit.

Country Status (4)

Country Link
US (1) US4856000A (cg-RX-API-DMAC7.html)
EP (1) EP0273081B1 (cg-RX-API-DMAC7.html)
JP (1) JPS63168737A (cg-RX-API-DMAC7.html)
DE (1) DE3688139T2 (cg-RX-API-DMAC7.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0444774A3 (en) * 1990-01-29 1991-09-11 Raytheon Company Method and apparatus for driving a digital bus
US5263034A (en) * 1990-10-09 1993-11-16 Bull Information Systems Inc. Error detection in the basic processing unit of a VLSI central processor
GB2251099B (en) * 1990-12-19 1994-08-03 Motorola Inc Bus system
US5422837A (en) * 1993-12-14 1995-06-06 Bull Hn Information Systems Inc. Apparatus for detecting differences between double precision results produced by dual processing units operating in parallel
JP6710142B2 (ja) 2016-10-26 2020-06-17 株式会社日立製作所 制御システム

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3395396A (en) * 1965-11-23 1968-07-30 Bell Telephone Labor Inc Information-dependent signal shifting for data processing systems
CA947694A (en) * 1970-11-13 1974-05-21 Xerox Corporation Male electroforming mandrel
GB1317714A (en) * 1971-01-28 1973-05-23 Ibm Data handling systems
GB1380983A (en) * 1971-05-12 1975-01-22 Siemens Ag Data processing systems
US4099234A (en) * 1976-11-15 1978-07-04 Honeywell Information Systems Inc. Input/output processing system utilizing locked processors
FR2371734A1 (fr) * 1976-11-23 1978-06-16 Matra Systeme numerique de traitement de donnees, notamment pour vaisseau spatial
US4071890A (en) * 1976-11-29 1978-01-31 Data General Corporation CPU-Synchronous parallel data processor apparatus
US4270167A (en) * 1978-06-30 1981-05-26 Intel Corporation Apparatus and method for cooperative and concurrent coprocessing of digital information
US4351025A (en) * 1979-07-06 1982-09-21 Hall Jr William B Parallel digital computer architecture
CH651950A5 (de) * 1980-10-20 1985-10-15 Inventio Ag Multiprozessoranordnung.
JPS57168319A (en) * 1981-04-09 1982-10-16 Fujitsu Ltd Parallel output buffer circuit
US4453215A (en) * 1981-10-01 1984-06-05 Stratus Computer, Inc. Central processing apparatus for fault-tolerant computing
JPS5945558A (ja) * 1982-09-07 1984-03-14 Mitsubishi Electric Corp ２重系デ−タ処理装置
DE3334792A1 (de) * 1983-09-26 1984-11-08 Siemens AG, 1000 Berlin und 8000 München Zentralsteuereinheit eines vermittlungssystems insbesondere fernsprech-vermittlungssystems

Also Published As

Publication number Publication date
JPS63168737A (ja) 1988-07-12
US4856000A (en) 1989-08-08
EP0273081A1 (en) 1988-07-06
EP0273081B1 (en) 1993-03-24
DE3688139D1 (de) 1993-04-29
JPH0451859B2 (cg-RX-API-DMAC7.html) 1992-08-20

Similar Documents

Publication Publication Date Title
DE3650102T2 (de) Anordnung und Verfahren zur Berechnung zyklischer redundanter Kode.
DE3689285T2 (de) CRC-Rechenmaschinen.
DE68918040T2 (de) Integrierte Halbleiterschaltung mit Ein- und Ausgangsanschlüssen, die einen unabhängigen Verbindungstest erlauben.
DE3490015C2 (cg-RX-API-DMAC7.html)
DE2723466C2 (de) Sammelleitungsanordnung
DE3787946T2 (de) Schaltung zum Kombinieren von Funktionen der Generatoren eines zyklischen redundanten Prüfungskodes und von Pseudo-Zufallszahlengeneratoren.
EP0090255A2 (de) Tristate-Treiberschaltung
DE3688238T2 (de) CRC-Rechenanordnung.
DE68916185T2 (de) Kreuzvermittlungsschalter mit Kollisionsvermeidung.
DE69422221T2 (de) Genaue und komplette Übertragung zwischen verschiedenen Busarchitekturen
DE69130385T2 (de) Trommelverschieber mit rotierender Funktion
EP1401158A1 (de) Koppeleinrichtung für serielles Bussystem
DE3689282T2 (de) CRC-Rechenmaschine und Methode zur CRC-Berechnung.
EP0126785A1 (de) Prüf- und Diagnoseeinrichtung für Digitalrechner
DE2645341C2 (cg-RX-API-DMAC7.html)
DE3727035C2 (cg-RX-API-DMAC7.html)
DE68923818T2 (de) Bidirektionaler Puffer mit Verriegelungs- und Paritätsfähigkeiten.
DE2508716A1 (de) Pruefmodul fuer komplexes pruefsystem
DE2656086A1 (de) Rechnersystem
DE2131443B2 (cg-RX-API-DMAC7.html)
DE3688139T2 (de) Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit.
DE3543471C1 (de) In integrierter Technik hergestellter Baustein zur Erstellung integrierter Schaltungen
DE10036643B4 (de) Verfahren und Vorrichtung zur Auswahl von Peripherieelementen
DE10241385A1 (de) Integrierter Schaltkreis
DE69833790T2 (de) Asymetrischer stromarttreiber für differentielle übertragungsleitungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee