US4554630A
(en)
*
|
1981-08-24 |
1985-11-19 |
Genrad, Inc. |
Control apparatus for back-driving computer memory and forcing execution of idle loop program in external memory
|
US4750110A
(en)
*
|
1983-04-18 |
1988-06-07 |
Motorola, Inc. |
Method and apparatus for executing an instruction contingent upon a condition present in another data processor
|
US4729094A
(en)
*
|
1983-04-18 |
1988-03-01 |
Motorola, Inc. |
Method and apparatus for coordinating execution of an instruction by a coprocessor
|
DE3486465D1
(de)
*
|
1983-04-18 |
1998-04-02 |
Motorola Inc |
Verfahren und Vorrichtung zum Koordinieren einer Instruktionsausführung durch eine Zusatzdatenverarbeitungseinheit
|
US4715013A
(en)
*
|
1983-04-18 |
1987-12-22 |
Motorola, Inc. |
Coprocessor instruction format
|
US4914578A
(en)
*
|
1983-04-18 |
1990-04-03 |
Motorola, Inc. |
Method and apparatus for interrupting a coprocessor
|
US4731736A
(en)
*
|
1983-04-18 |
1988-03-15 |
Motorola, Inc. |
Method and apparatus for coordinating execution of an instruction by a selected coprocessor
|
US4811274A
(en)
*
|
1983-04-18 |
1989-03-07 |
Motorola, Inc. |
Method and apparatus for selectively evaluating an effective address for a coprocessor
|
US5021991A
(en)
*
|
1983-04-18 |
1991-06-04 |
Motorola, Inc. |
Coprocessor instruction format
|
US4758978A
(en)
*
|
1983-04-18 |
1988-07-19 |
Motorola, Inc. |
Method and apparatus for selectively evaluating an effective address for a coprocessor
|
US4758950A
(en)
*
|
1983-04-18 |
1988-07-19 |
Motorola, Inc. |
Method and apparatus for selectively delaying an interrupt of a coprocessor
|
US4821231A
(en)
*
|
1983-04-18 |
1989-04-11 |
Motorola, Inc. |
Method and apparatus for selectively evaluating an effective address for a coprocessor
|
JPH081604B2
(ja)
*
|
1983-07-25 |
1996-01-10 |
株式会社日立製作所 |
マイクロプロセッサ
|
US5165033A
(en)
*
|
1983-07-25 |
1992-11-17 |
Hitachi, Ltd. |
Microprocessor and data processor using the former
|
US5193204A
(en)
*
|
1984-03-06 |
1993-03-09 |
Codex Corporation |
Processor interface circuitry for effecting data transfers between processors
|
JPS6184740A
(ja)
*
|
1984-10-03 |
1986-04-30 |
Hitachi Ltd |
汎用オブジエクトコ−ド生成方式
|
US4707783A
(en)
*
|
1984-10-19 |
1987-11-17 |
Amdahl Corporation |
Ancillary execution unit for a pipelined data processing system
|
JPH0766365B2
(ja)
*
|
1985-03-08 |
1995-07-19 |
株式会社日立製作所 |
コ・プロセツサ制御方式
|
US4639863A
(en)
*
|
1985-06-04 |
1987-01-27 |
Plus Development Corporation |
Modular unitary disk file subsystem
|
US4860194A
(en)
*
|
1985-06-04 |
1989-08-22 |
Plus Development Corporation |
A method for using a modular unitary disk file subsystem
|
US5070475A
(en)
*
|
1985-11-14 |
1991-12-03 |
Data General Corporation |
Floating point unit interface
|
US4763294A
(en)
*
|
1985-12-19 |
1988-08-09 |
Wang Laboratories, Inc. |
Method and apparatus for floating point operations
|
JPS62151971A
(ja)
*
|
1985-12-25 |
1987-07-06 |
Nec Corp |
マイクロ・プロセツサ装置
|
US4777613A
(en)
*
|
1986-04-01 |
1988-10-11 |
Motorola Inc. |
Floating point numeric data processor
|
US5053941A
(en)
*
|
1986-08-29 |
1991-10-01 |
Sun Microsystems, Inc. |
Asynchronous micro-machine/interface
|
US4800516A
(en)
*
|
1986-10-31 |
1989-01-24 |
Amdahl Corporation |
High speed floating-point unit
|
EP0267613B1
(de)
*
|
1986-11-12 |
1995-03-01 |
Nec Corporation |
Mikroprozessor mit der Fähigkeit, an einen Koprozessor geschaltet zu werden
|
JPS63158657A
(ja)
*
|
1986-12-23 |
1988-07-01 |
Fanuc Ltd |
コ・プロセツサ制御方式
|
US5001624A
(en)
*
|
1987-02-13 |
1991-03-19 |
Harrell Hoffman |
Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
|
US5226170A
(en)
*
|
1987-02-24 |
1993-07-06 |
Digital Equipment Corporation |
Interface between processor and special instruction processor in digital data processing system
|
IN171198B
(de)
*
|
1987-02-24 |
1992-08-15 |
Digital Equipment Corp |
|
US5091845A
(en)
*
|
1987-02-24 |
1992-02-25 |
Digital Equipment Corporation |
System for controlling the storage of information in a cache memory
|
JPS63259727A
(ja)
*
|
1987-04-17 |
1988-10-26 |
Hitachi Ltd |
コプロセツサのインタ−フエイス方式
|
DE3855524T2
(de)
*
|
1987-06-19 |
1997-02-06 |
Hitachi Ltd |
Arithmetik-Parallelverarbeitungseinheit und zugehöriger Kompilator
|
JPH0679307B2
(ja)
*
|
1987-10-22 |
1994-10-05 |
日本電気株式会社 |
コプロセッサの並行動作制御方式
|
US4914581A
(en)
*
|
1987-10-26 |
1990-04-03 |
Motorola, Inc. |
Method and apparatus for explicitly evaluating conditions in a data processor
|
JPH01147656A
(ja)
*
|
1987-12-03 |
1989-06-09 |
Nec Corp |
マイクロプロセッサ
|
US5027272A
(en)
*
|
1988-01-28 |
1991-06-25 |
Weitek Corporation |
Method and apparatus for performing double precision vector operations on a coprocessor
|
JP2741867B2
(ja)
*
|
1988-05-27 |
1998-04-22 |
株式会社日立製作所 |
情報処理システムおよびプロセツサ
|
US5210834A
(en)
*
|
1988-06-01 |
1993-05-11 |
Digital Equipment Corporation |
High speed transfer of instructions from a master to a slave processor
|
EP0377970B1
(de)
*
|
1989-01-13 |
1995-08-16 |
International Business Machines Corporation |
Ein-/Ausgabecachespeicherung
|
US4961162A
(en)
*
|
1989-01-13 |
1990-10-02 |
International Business Machines Corporation |
Multiprocessing system for performing floating point arithmetic operations
|
US5161219A
(en)
*
|
1989-01-13 |
1992-11-03 |
International Business Machines Corporation |
Computer system with input/output cache
|
US5287482A
(en)
*
|
1989-01-13 |
1994-02-15 |
International Business Machines Corporation |
Input/output cache
|
JP2754825B2
(ja)
*
|
1989-02-03 |
1998-05-20 |
日本電気株式会社 |
マイクロプロセッサ
|
US5109495A
(en)
*
|
1989-02-03 |
1992-04-28 |
Digital Equipment Corp. |
Method and apparatus using a source operand list and a source operand pointer queue between the execution unit and the instruction decoding and operand processing units of a pipelined data processor
|
US5019965A
(en)
*
|
1989-02-03 |
1991-05-28 |
Digital Equipment Corporation |
Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width
|
US5067069A
(en)
*
|
1989-02-03 |
1991-11-19 |
Digital Equipment Corporation |
Control of multiple functional units with parallel operation in a microcoded execution unit
|
DE69130519T2
(de)
*
|
1990-06-29 |
1999-06-10 |
Digital Equipment Corp., Maynard, Mass. |
Hochleistungsfähiger Multiprozessor mit Gleitkommaeinheit und Verfahren zu seinem Betrieb
|
EP0623874A1
(de)
*
|
1993-05-03 |
1994-11-09 |
International Business Machines Corporation |
Verfahren zur Ausführung von Befehlen in einer Schleife
|
US5898877A
(en)
*
|
1996-02-29 |
1999-04-27 |
Sanyo Electric Co., Ltd. |
Processor using special instruction set to enhance exception handling
|
AU739533B2
(en)
*
|
1997-04-30 |
2001-10-18 |
Canon Kabushiki Kaisha |
Graphics processor architecture
|
US5983338A
(en)
*
|
1997-09-05 |
1999-11-09 |
Motorola, Inc. |
Method and apparatus for interfacing a processor to a coprocessor for communicating register write information
|
US6505290B1
(en)
*
|
1997-09-05 |
2003-01-07 |
Motorola, Inc. |
Method and apparatus for interfacing a processor to a coprocessor
|
US5923893A
(en)
*
|
1997-09-05 |
1999-07-13 |
Motorola, Inc. |
Method and apparatus for interfacing a processor to a coprocessor
|
US6636995B1
(en)
|
2000-07-13 |
2003-10-21 |
International Business Machines Corporation |
Method of automatic latch insertion for testing application specific integrated circuits
|
JP4527571B2
(ja)
*
|
2005-03-14 |
2010-08-18 |
富士通株式会社 |
再構成可能演算処理装置
|