DE3167300D1 - Planar semiconductor integrated circuits including improved bipolar transistor structures and method of fabricating such circuits - Google Patents
Planar semiconductor integrated circuits including improved bipolar transistor structures and method of fabricating such circuitsInfo
- Publication number
- DE3167300D1 DE3167300D1 DE8181105228T DE3167300T DE3167300D1 DE 3167300 D1 DE3167300 D1 DE 3167300D1 DE 8181105228 T DE8181105228 T DE 8181105228T DE 3167300 T DE3167300 T DE 3167300T DE 3167300 D1 DE3167300 D1 DE 3167300D1
- Authority
- DE
- Germany
- Prior art keywords
- fabricating
- semiconductor integrated
- bipolar transistor
- transistor structures
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76248—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using lateral overgrowth techniques, i.e. ELO techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0821—Combination of lateral and vertical transistors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42304—Base electrodes for bipolar transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17638680A | 1980-08-08 | 1980-08-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3167300D1 true DE3167300D1 (en) | 1985-01-03 |
Family
ID=22644151
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8181105228T Expired DE3167300D1 (en) | 1980-08-08 | 1981-07-06 | Planar semiconductor integrated circuits including improved bipolar transistor structures and method of fabricating such circuits |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0045848B1 (de) |
JP (1) | JPS5734365A (de) |
CA (1) | CA1161964A (de) |
DE (1) | DE3167300D1 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59161867A (ja) * | 1983-03-07 | 1984-09-12 | Hitachi Ltd | 半導体装置 |
JPS59217364A (ja) * | 1983-05-26 | 1984-12-07 | Sony Corp | 半導体装置の製法 |
FR2547954B1 (fr) * | 1983-06-21 | 1985-10-25 | Efcis | Procede de fabrication de composants semi-conducteurs isoles dans une plaquette semi-conductrice |
EP0201250B1 (de) * | 1985-04-26 | 1992-01-29 | Fujitsu Limited | Verfahren zur Herstellung einer Kontaktanordnung für eine Halbleiteranordnung |
EP0208795A1 (de) * | 1985-07-12 | 1987-01-21 | International Business Machines Corporation | Verfahren zum Herstellen eines selbstausrichtenden Feldeffekttransistors mit einem Metallhalbleiterkontakt |
GB2179787B (en) * | 1985-08-26 | 1989-09-20 | Intel Corp | Buried interconnect for mos structure |
US4792837A (en) * | 1986-02-26 | 1988-12-20 | Ge Solid State Patents, Inc. | Orthogonal bipolar transistor |
JPH0239340Y2 (de) * | 1986-06-13 | 1990-10-22 | ||
US4860077A (en) * | 1987-09-28 | 1989-08-22 | Motorola, Inc. | Vertical semiconductor device having a sidewall emitter |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1352044A (en) * | 1971-04-21 | 1974-05-15 | Garyainov S A Glazkov I M Raik | Planar semiconductor device |
US3904450A (en) * | 1974-04-26 | 1975-09-09 | Bell Telephone Labor Inc | Method of fabricating injection logic integrated circuits using oxide isolation |
FR2369652A1 (fr) * | 1976-10-29 | 1978-05-26 | Radiotechnique Compelec | Memoire morte programmable a transistors |
US4098618A (en) * | 1977-06-03 | 1978-07-04 | International Business Machines Corporation | Method of manufacturing semiconductor devices in which oxide regions are formed by an oxidation mask disposed directly on a substrate damaged by ion implantation |
-
1981
- 1981-06-12 JP JP8977181A patent/JPS5734365A/ja active Granted
- 1981-07-06 DE DE8181105228T patent/DE3167300D1/de not_active Expired
- 1981-07-06 EP EP19810105228 patent/EP0045848B1/de not_active Expired
- 1981-07-07 CA CA000381224A patent/CA1161964A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0045848B1 (de) | 1984-11-21 |
JPS5734365A (en) | 1982-02-24 |
CA1161964A (en) | 1984-02-07 |
EP0045848A1 (de) | 1982-02-17 |
JPS6150390B2 (de) | 1986-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0092871A3 (en) | Semiconductor integrated circuits and method of manufacturing | |
DE3379364D1 (en) | Bipolar transistor integrated circuit and method for manufacturing | |
DE3476493D1 (en) | A semiconductor integrated circuit device comprising an mos transistor and a bipolar transistor and a manufacturing method of the same | |
DE3277342D1 (en) | Method of forming self-aligned field effect transistors in integrated circuit structures | |
JPS55146944A (en) | Method of fabricating monolithic integrated microelectronic semiconductor circuit | |
JPS5749247A (en) | Semiconductor wafer and method of producing same | |
KR860004457A (ko) | 반도체 집적회로장치 및 그의 제조방법과 제조장치 | |
DE3277664D1 (en) | Fabrication method for integrated circuit structures including field effect transistors of sub-micrometer gate length, and integrated circuit structure fabricated by this method | |
DE3272436D1 (en) | Method of making a monolithic integrated circuit with at least one isolated gate field effect transistor and one bipolar transistor | |
DE3279831D1 (en) | Integrated semiconductor device and method of fabricating said device | |
DE3066684D1 (en) | Semiconductor device having pairs of vertical complementary bipolar transistors and method of fabrication therefor | |
JPS5534500A (en) | Integrated mos semiconductor memory and method of manufacturing same | |
HK69587A (en) | Semiconductor integrated circuit devices and method of manufacturing the same | |
DE3167300D1 (en) | Planar semiconductor integrated circuits including improved bipolar transistor structures and method of fabricating such circuits | |
DE3278605D1 (en) | Intermediate structure for use in the manufacture of semiconductor devices, method of making field effect transistors and transistors | |
JPS54148487A (en) | Method of fabricating metallic semiconductor field effect transistor | |
KR860005450A (ko) | 반도체 집적 회로장치 및 그의 제조방법 | |
DE3172502D1 (en) | Saturation-limited bipolar transistor circuit structure and method of making | |
JPS5585052A (en) | Semiconductor integrated circuit and method of fabricating same | |
GB2104722B (en) | Mos semiconductor device and method of manufacturing the same | |
JPS5664464A (en) | Method of manufacturing semiconductor integrated circuit | |
DE3380285D1 (en) | Mos semiconductor device and method of producing the same | |
DE3474883D1 (en) | Integrated circuit having bipolar and field effect devices and method of fabrication | |
DE3272090D1 (en) | Method of manufacturing an integrated planar bipolar transistor | |
JPS5593271A (en) | Method of fabricating integrated semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8339 | Ceased/non-payment of the annual fee |