DE2755656A1 - Einrichtung zum speicherschutz fuer digitalspeicher - Google Patents

Einrichtung zum speicherschutz fuer digitalspeicher

Info

Publication number
DE2755656A1
DE2755656A1 DE19772755656 DE2755656A DE2755656A1 DE 2755656 A1 DE2755656 A1 DE 2755656A1 DE 19772755656 DE19772755656 DE 19772755656 DE 2755656 A DE2755656 A DE 2755656A DE 2755656 A1 DE2755656 A1 DE 2755656A1
Authority
DE
Germany
Prior art keywords
memory
address
register
signal
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19772755656
Other languages
German (de)
English (en)
Inventor
Ronald Eugene Bodner
Thomas Lee Crooks
Richard Craig Kiscaden
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2755656A1 publication Critical patent/DE2755656A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE19772755656 1976-12-27 1977-12-14 Einrichtung zum speicherschutz fuer digitalspeicher Withdrawn DE2755656A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/754,392 US4093986A (en) 1976-12-27 1976-12-27 Address translation with storage protection

Publications (1)

Publication Number Publication Date
DE2755656A1 true DE2755656A1 (de) 1978-06-29

Family

ID=25034598

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19772755656 Withdrawn DE2755656A1 (de) 1976-12-27 1977-12-14 Einrichtung zum speicherschutz fuer digitalspeicher

Country Status (7)

Country Link
US (1) US4093986A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5382233A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BR (1) BR7708664A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2755656A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2375656A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1577592A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1113840B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0026478A3 (de) * 1979-09-27 1982-04-07 Siemens Aktiengesellschaft Signalverarbeitungsvorrichtung, insbesondere für Herzschrittmacher

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4241401A (en) * 1977-12-19 1980-12-23 Sperry Corporation Virtual address translator utilizing interrupt level code
US4447877A (en) * 1978-11-08 1984-05-08 Data General Corporation Memory bus interface system
US4332009A (en) * 1980-01-21 1982-05-25 Mostek Corporation Memory protection system
US4388695A (en) * 1980-02-21 1983-06-14 Timeplex, Inc. Hardware memory write lock circuit
GB2127994B (en) * 1982-09-29 1987-01-21 Apple Computer Memory management unit for digital computer
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US5029072A (en) * 1985-12-23 1991-07-02 Motorola, Inc. Lock warning mechanism for a cache
US5201039A (en) * 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
US4965720A (en) * 1988-07-18 1990-10-23 International Business Machines Corporation Directed address generation for virtual-address data processors
JP2778291B2 (ja) * 1991-05-31 1998-07-23 日本電気株式会社 アドレス変換レジスタ制御方式
KR101198400B1 (ko) * 2008-12-16 2012-11-07 한국전자통신연구원 메모리 관리 장치 및 방법

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3530438A (en) * 1965-12-13 1970-09-22 Sperry Rand Corp Task control
US3528062A (en) * 1968-07-05 1970-09-08 Ibm Program interlock arrangement,including task suspension and new task assignment
GB1410631A (en) * 1972-01-26 1975-10-22 Plessey Co Ltd Data processing system interrupt arrangements
US3839706A (en) * 1973-07-02 1974-10-01 Ibm Input/output channel relocation storage protect mechanism
JPS5026433A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-07-06 1975-03-19
FR122199A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-12-17
US3909798A (en) * 1974-01-25 1975-09-30 Raytheon Co Virtual addressing method and apparatus
FR119649A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1975-03-24
US4017839A (en) * 1975-06-30 1977-04-12 Honeywell Information Systems, Inc. Input/output multiplexer security system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0026478A3 (de) * 1979-09-27 1982-04-07 Siemens Aktiengesellschaft Signalverarbeitungsvorrichtung, insbesondere für Herzschrittmacher

Also Published As

Publication number Publication date
GB1577592A (en) 1980-10-29
FR2375656A1 (fr) 1978-07-21
IT1113840B (it) 1986-01-27
US4093986A (en) 1978-06-06
FR2375656B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1980-08-22
JPS5733639B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1982-07-17
JPS5382233A (en) 1978-07-20
BR7708664A (pt) 1979-07-24

Similar Documents

Publication Publication Date Title
DE69029479T2 (de) Hochleistungsspeichersystem
DE68907518T2 (de) Inhaltsadressierte Speicheranordnung.
DE3689488T2 (de) Speicheranordnung mit vereinfachtem und schnellem Daten-Cachespeicher.
DE3650532T2 (de) Speicher mit programmierbarem Zugang
DE2416609C2 (de) Datenverarbeitungsanlage mit einer zentralen Verarbeitungseinheit und Multiprogrammierung mit mehreren Programmunterbrechungs-Prioritätsstufen
DE3128740C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE69906156T2 (de) Mikroprozessorvorrichtung mit programmierbaren wartezuständen
DE3685876T2 (de) Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher.
DE2357003C2 (de) Prozessor für eine Mehrprogramm-Datenverarbeitungsanlage
DE3853759T2 (de) Datenprozessor mit zwei Betriebsmoden.
DE68923863T2 (de) Ein-/Ausgabecachespeicherung.
DE2515696A1 (de) Anordnung zum selektiven loeschen von teilen beziehungsweise zum ersatz von daten in einem cache-speicher
DE3048365A1 (de) Speicherschutzsystem und datenverarbeitungssystem mit einem solchen speicherschutzsystem
DE2230102A1 (de) Rechenwerk fuer variable wortlaengen
DE2117936A1 (de) Mikroprogrammgesteuerte Zentraleinheit eines elektronischen Datenverarbeitungssystems
DE2755656A1 (de) Einrichtung zum speicherschutz fuer digitalspeicher
DE2737353A1 (de) Verfahren zum testen der adressbildung in einem dv-system und vorrichtung zur durchfuehrung des verfahrens
DE69010739T2 (de) Verfahren und Vorrichtung zur Speicherzugriffsbeschleunigung unter Verwendung eines modifizierten LRU-Algorithmus.
DE69130513T2 (de) Verfahren zur Durchführung boolescher Operationen zwischen zwei beliebigen Bits von zwei beliebigen Registern
DE4117672A1 (de) Verfahren und vorrichtung zur steuerung eines zwischen einer zentraleinheit und einem arbeitsspeicher angeordneten cache-speichers
DE68924368T2 (de) Datenverarbeitungssystem mit verzögertem Cache-Schreibvorgang.
DE69230898T2 (de) Speicherauswahl enthaltendes Verarbeitungs-System und Verfahren
DE69028449T2 (de) System zur Prüfung der Vergleichsprüfungsfunktion einer Datenverarbeitungsanlage
DE69010549T2 (de) Vorrichtung zur Speicherzugriffsbeschleunigung in einer Datenverarbeitungsanlage.
DE68926541T2 (de) Adressenmodifizierungsschaltung

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee