DE2725396C3 - - Google Patents

Info

Publication number
DE2725396C3
DE2725396C3 DE2725396A DE2725396A DE2725396C3 DE 2725396 C3 DE2725396 C3 DE 2725396C3 DE 2725396 A DE2725396 A DE 2725396A DE 2725396 A DE2725396 A DE 2725396A DE 2725396 C3 DE2725396 C3 DE 2725396C3
Authority
DE
Germany
Prior art keywords
word
buffer memory
words
gray code
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2725396A
Other languages
German (de)
English (en)
Other versions
DE2725396B2 (de
DE2725396A1 (de
Inventor
John Edward Campbell
Gerhard Robert Thompson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2725396A1 publication Critical patent/DE2725396A1/de
Publication of DE2725396B2 publication Critical patent/DE2725396B2/de
Application granted granted Critical
Publication of DE2725396C3 publication Critical patent/DE2725396C3/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE2725396A 1976-07-02 1977-06-04 Pufferspeicher Granted DE2725396B2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/702,363 US4095283A (en) 1976-07-02 1976-07-02 First in-first out memory array containing special bits for replacement addressing

Publications (3)

Publication Number Publication Date
DE2725396A1 DE2725396A1 (de) 1978-01-05
DE2725396B2 DE2725396B2 (de) 1979-02-15
DE2725396C3 true DE2725396C3 (US07413550-20080819-C00001.png) 1979-10-18

Family

ID=24820919

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2725396A Granted DE2725396B2 (de) 1976-07-02 1977-06-04 Pufferspeicher

Country Status (7)

Country Link
US (1) US4095283A (US07413550-20080819-C00001.png)
JP (1) JPS603657B2 (US07413550-20080819-C00001.png)
CA (1) CA1080366A (US07413550-20080819-C00001.png)
DE (1) DE2725396B2 (US07413550-20080819-C00001.png)
FR (1) FR2357036A1 (US07413550-20080819-C00001.png)
GB (1) GB1533831A (US07413550-20080819-C00001.png)
IT (1) IT1115357B (US07413550-20080819-C00001.png)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1590835A (en) * 1976-11-12 1981-06-10 Rolls Royce Data processing methods and systems
NL7713707A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met variabele ingang en vaste uitgang.
GB2030739B (en) * 1978-09-29 1982-06-30 Nat Res Dev Computer store arrangements
WO1980002610A1 (en) * 1979-05-23 1980-11-27 Telxon Corp Portable data entry device including dynamic partitioning of data memory
FR2506028A1 (fr) * 1981-05-15 1982-11-19 Omera Segid Dispositif d'oubli pour invalider des informations contenues dans une memoire depuis un certain temps et radar comportant un tel dispositif
JPS58501296A (ja) * 1981-08-18 1983-08-04 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Ｌｒｕペ−シング・バツフア・プ−ルを通してデ−タ・ベ−スのデマンド・アクセスを行なう際のスラツシング減少
JPS5960341A (ja) * 1982-09-30 1984-04-06 Rikagaku Kenkyusho レ−ザ−回折像を用いる粒度分布測定法
US4707134A (en) * 1984-12-04 1987-11-17 The Dow Chemical Company Fiber optic probe
JPH0827756B2 (ja) * 1987-04-13 1996-03-21 三菱電機株式会社 Ｉｃカード
US5019971A (en) * 1987-04-13 1991-05-28 Prime Computer, Inc. High availability cache organization
AU604101B2 (en) * 1987-04-13 1990-12-06 Computervision Corporation High availability cache organization
JPH0630053B2 (ja) * 1989-02-13 1994-04-20 株式会社東芝 遅延バッファ回路
US5274647A (en) * 1989-02-13 1993-12-28 Kabushiki Kaisha Toshiba Elastic buffer with error detection using a hamming distance circuit
US5016221A (en) * 1989-12-01 1991-05-14 National Semiconductor Corporation First-in, first-out (FIFO) memory with variable commit point
FR2655445B1 (fr) * 1989-12-01 1992-04-10 Philips Electronique Lab Dispositif de controle d'une memoire tampon et methode de gestion de donnees numeriques.
US5155825A (en) * 1989-12-27 1992-10-13 Motorola, Inc. Page address translation cache replacement algorithm with improved testability
EP0463967A3 (en) * 1990-06-29 1993-02-24 Digital Equipment Corporation Cache set selection for high-performance processor
US6167499A (en) * 1997-05-20 2000-12-26 Vlsi Technology, Inc. Memory space compression technique for a sequentially accessible memory
US6314485B1 (en) * 1997-11-14 2001-11-06 Agere Systems Guardian Corp. Automatic status register
FR2848327B1 (fr) * 2002-12-06 2005-02-25 Thales Sa Procede de gestion de l'ecriture dans une memoire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1483564A (US07413550-20080819-C00001.png) * 1965-06-18 1967-09-06
US3984817A (en) * 1973-11-08 1976-10-05 Honeywell Information Systems, Inc. Data processing system having improved program allocation and search technique
US4008460A (en) * 1975-12-24 1977-02-15 International Business Machines Corporation Circuit for implementing a modified LRU replacement algorithm for a cache

Also Published As

Publication number Publication date
US4095283A (en) 1978-06-13
DE2725396B2 (de) 1979-02-15
FR2357036B1 (US07413550-20080819-C00001.png) 1980-02-08
IT1115357B (it) 1986-02-03
JPS603657B2 (ja) 1985-01-30
CA1080366A (en) 1980-06-24
JPS535937A (en) 1978-01-19
GB1533831A (en) 1978-11-29
DE2725396A1 (de) 1978-01-05
FR2357036A1 (fr) 1978-01-27

Similar Documents

Publication Publication Date Title
DE2725396C3 (US07413550-20080819-C00001.png)
DE3687787T2 (de) Speicherzugriff-steuerungsschaltung.
DE68914172T2 (de) Datenverarbeitungssystem und Videoverarbeitungssystem mit einem derartigen Datenverarbeitungssystem.
DE1915818C3 (de) Steuerschaltung für ein elektronisches Datenverarbeitungssystem
DE2328869C2 (de) Verfahren und Schaltungsanordnung zum Betreiben eines digitalen Speichersystems
DE4206286C2 (de) Speicherzugriffssystem und Verfahren zum Ausgeben eines digitalen Datenstromes
DE2751097A1 (de) Triggerschaltungseinheit
DE2264166A1 (de) Verfahren und anordnung zur steuerung der erneuerung des inhalts von speicherelementen
DE3128729A1 (de) Halbleiter-speichersystem
DE2524046A1 (de) Elektronische datenverarbeitungsanlage
DE2854782C2 (de) Datenverarbeitungssystem und Verfahren zum Ersetzen eines Datenblocks in einem Schnellspeicher
EP0224707B1 (de) Schaltungsanordnung zum selbsttätigen Überwachen mehrerer analoger elektrischer Signale
DE2905676A1 (de) Integrierte schaltung mit einem einzigen chip
DE2415600C2 (US07413550-20080819-C00001.png)
DE2929280A1 (de) Anordnung zur umsetzung von virtuellen in reelle adressen
DE4210109C2 (de) Sortiervorrichtung zum Sortieren von Daten und Sortierverfahren
DE1499191B2 (de) Elektronische einrichtung fuer eine datenverarbeitungsanlage
DE2535786B2 (de) Einrichtung zur erzeugung eines digitalen kodewortes zur kennzeichnung eines schalters in einer schalteranordnung
DE2110458C3 (de) Speicheranordnung in einem datenverarbeitenden System
DE3819706A1 (de) Vorrichtung zum erzeugen einer linear auftretenden maximallaengencodefolge
DE3780551T2 (de) Speichereinrichtung unter verwendung von adressenmultiplex.
DE2710436A1 (de) Datenverarbeitungseinrichtung
DE1806464A1 (de) Adressengenerator fuer einen Digitalrechner
DE2242279B2 (de) Schaltungsanordnung zur Ermittlung von Fehlern in einer Speichereinheit eines programmgesteuerten Datenvermittiungssystems
EP0013885B1 (de) Verfahren zur Vermeidung von unerwünschten Paritätsfehlersignalen bei der Paritätprüfung eines Registerfeldes und Paritätsprüfeinrichtung zur Durchführung des Verfahrens

Legal Events

Date Code Title Description
OAP Request for examination filed
OD Request for examination
C3 Grant after two publication steps (3rd publication)
8339 Ceased/non-payment of the annual fee