DE2709773C2 - Schaltung zur Beeinflussung von Taktpulsen in einem Rechenautomaten mit mehreren Rechenanlagen - Google Patents

Schaltung zur Beeinflussung von Taktpulsen in einem Rechenautomaten mit mehreren Rechenanlagen

Info

Publication number
DE2709773C2
DE2709773C2 DE2709773A DE2709773A DE2709773C2 DE 2709773 C2 DE2709773 C2 DE 2709773C2 DE 2709773 A DE2709773 A DE 2709773A DE 2709773 A DE2709773 A DE 2709773A DE 2709773 C2 DE2709773 C2 DE 2709773C2
Authority
DE
Germany
Prior art keywords
clock
clock pulses
signals
memory
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2709773A
Other languages
German (de)
English (en)
Other versions
DE2709773A1 (de
Inventor
Joseph Anthony Saint Paul Minn. Kimlinger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Sperry Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Corp filed Critical Sperry Corp
Publication of DE2709773A1 publication Critical patent/DE2709773A1/de
Application granted granted Critical
Publication of DE2709773C2 publication Critical patent/DE2709773C2/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
DE2709773A 1976-03-12 1977-03-07 Schaltung zur Beeinflussung von Taktpulsen in einem Rechenautomaten mit mehreren Rechenanlagen Expired DE2709773C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/666,279 US4021784A (en) 1976-03-12 1976-03-12 Clock synchronization system

Publications (2)

Publication Number Publication Date
DE2709773A1 DE2709773A1 (de) 1977-09-15
DE2709773C2 true DE2709773C2 (de) 1982-04-15

Family

ID=24673564

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2709773A Expired DE2709773C2 (de) 1976-03-12 1977-03-07 Schaltung zur Beeinflussung von Taktpulsen in einem Rechenautomaten mit mehreren Rechenanlagen

Country Status (6)

Country Link
US (1) US4021784A (OSRAM)
JP (1) JPS52111348A (OSRAM)
DE (1) DE2709773C2 (OSRAM)
FR (1) FR2344072A1 (OSRAM)
GB (1) GB1579944A (OSRAM)
IT (1) IT1076630B (OSRAM)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6038740B2 (ja) * 1976-04-19 1985-09-03 株式会社東芝 デ−タ処理装置
SE397013B (sv) * 1976-12-17 1977-10-10 Ellemtel Utvecklings Ab Sett och anordning for att overfora datainformationer till tva parallellt arbetande datamaskindelar
US4079456A (en) * 1977-01-24 1978-03-14 Rca Corporation Output buffer synchronizing circuit having selectively variable delay means
US4201885A (en) * 1978-10-26 1980-05-06 Gte Automatic Electric Laboratories Incorporated Routinable clock circuit
US4428044A (en) 1979-09-20 1984-01-24 Bell Telephone Laboratories, Incorporated Peripheral unit controller
US4368514A (en) * 1980-04-25 1983-01-11 Timeplex, Inc. Multi-processor system
US4405898A (en) * 1980-06-30 1983-09-20 International Business Machines Corporation Pseudo synchronous clocking
US4447870A (en) * 1981-04-03 1984-05-08 Honeywell Information Systems Inc. Apparatus for setting the basic clock timing in a data processing system
US4462072A (en) * 1981-04-03 1984-07-24 Honeywell Information Systems Inc. Clock system having a stall capability to enable processing of errors
US4514647A (en) * 1983-08-01 1985-04-30 At&T Bell Laboratories Chipset synchronization arrangement
US4584643A (en) * 1983-08-31 1986-04-22 International Business Machines Corporation Decentralized synchronization of clocks
US4546269A (en) * 1983-12-01 1985-10-08 Control Data Corporation Method and apparatus for optimally tuning clock signals for digital computers
US4569017A (en) * 1983-12-22 1986-02-04 Gte Automatic Electric Incorporated Duplex central processing unit synchronization circuit
US4611273A (en) * 1983-12-30 1986-09-09 International Business Machines Corporation Synchronized microsequencer for a microprocessor
US4827401A (en) * 1984-10-24 1989-05-02 International Business Machines Corporation Method and apparatus for synchronizing clocks prior to the execution of a flush operation
JPS6227813A (ja) * 1985-07-29 1987-02-05 Hitachi Ltd 位相同期方式
US4748588A (en) * 1985-12-18 1988-05-31 International Business Machines Corp. Fast data synchronizer
US4953077A (en) * 1987-05-15 1990-08-28 International Business Machines Corporation Accelerated data transfer mechanism using modified clock cycle
EP0551969A2 (en) * 1987-09-28 1993-07-21 Compaq Computer Corporation Circuit and method for performing clock division and clock synchronisation
JPH0797328B2 (ja) * 1988-10-25 1995-10-18 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン フオールト・トレラント同期システム
US5335337A (en) * 1989-01-27 1994-08-02 Digital Equipment Corporation Programmable data transfer timing
DE69115338T2 (de) * 1990-04-20 1996-05-09 Texas Instruments Inc Abtasttestschaltung zur Verwendung mit Mehrfrequenzschaltungen
JP3451099B2 (ja) * 1991-12-06 2003-09-29 株式会社日立製作所 外部記憶サブシステム
US5379415A (en) * 1992-09-29 1995-01-03 Zitel Corporation Fault tolerant memory system
US5418934A (en) * 1993-09-30 1995-05-23 Intel Corporation Synchronizing chained distributed digital chronometers by the use of an echo signal
US6276844B1 (en) * 1993-12-06 2001-08-21 International Business Machines Corporation Clustered, buffered simms and assemblies thereof
US5634116A (en) * 1995-03-30 1997-05-27 International Business Machines Corporation Non-integer multiple clock translator
US6279058B1 (en) * 1998-07-02 2001-08-21 Advanced Micro Devices, Inc. Master isochronous clock structure having a clock controller coupling to a CPU and two data buses
US6260152B1 (en) * 1998-07-30 2001-07-10 Siemens Information And Communication Networks, Inc. Method and apparatus for synchronizing data transfers in a logic circuit having plural clock domains
US6990598B2 (en) * 2001-03-21 2006-01-24 Gallitzin Allegheny Llc Low power reconfigurable systems and methods
US6993669B2 (en) * 2001-04-18 2006-01-31 Gallitzin Allegheny Llc Low power clocking systems and methods
JP2002287997A (ja) * 2001-03-23 2002-10-04 Kinji Mori 多重系処理方法
US7057518B2 (en) 2001-06-22 2006-06-06 Schmidt Dominik J Systems and methods for testing wireless devices
US6898721B2 (en) * 2001-06-22 2005-05-24 Gallitzin Allegheny Llc Clock generation systems and methods
DE10148134B4 (de) 2001-09-28 2007-04-19 Infineon Technologies Ag Verfahren zur Busansteuerung
US7356618B2 (en) * 2003-12-31 2008-04-08 Intel Corporation Method and system for synchronizing platform clocks in a distributed wireless platform
US7197658B2 (en) * 2003-12-31 2007-03-27 Intel Corporation Synchronizing samples of a multimedia stream with a system clock
US7266713B2 (en) * 2004-01-09 2007-09-04 Intel Corporation Apparatus and method for adaptation of time synchronization of a plurality of multimedia streams
US7318165B2 (en) * 2004-01-15 2008-01-08 International Business Machines Corporation Apparatus for managing a cache in a distributed caching environment having an event auditor and a cache auditor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE326321B (OSRAM) * 1968-11-15 1970-07-20 E Sjoequist
DE2104427C3 (de) * 1971-01-30 1978-09-07 Ibm Deutschland Gmbh, 7000 Stuttgart Einrichtung zur Zeitsteuerung von Übertragungsvorgängen
US3715729A (en) * 1971-03-10 1973-02-06 Ibm Timing control for a multiprocessor system
US3896418A (en) * 1971-08-31 1975-07-22 Texas Instruments Inc Synchronous multi-processor system utilizing a single external memory unit
FR2159150A1 (OSRAM) * 1972-11-30 1973-06-15 Materiel Telephonique
CH556576A (de) * 1973-03-28 1974-11-29 Hasler Ag Einrichtung zur synchronisierung dreier rechner.
US3919695A (en) * 1973-12-26 1975-11-11 Ibm Asynchronous clocking apparatus
US3934232A (en) * 1974-04-25 1976-01-20 Honeywell Information Systems, Inc. Interprocessor communication apparatus for a data processing system

Also Published As

Publication number Publication date
JPS52111348A (en) 1977-09-19
FR2344072A1 (fr) 1977-10-07
IT1076630B (it) 1985-04-27
JPS5637566B2 (OSRAM) 1981-09-01
US4021784A (en) 1977-05-03
FR2344072B1 (OSRAM) 1984-03-09
GB1579944A (en) 1980-11-26
DE2709773A1 (de) 1977-09-15

Similar Documents

Publication Publication Date Title
DE2709773C2 (de) Schaltung zur Beeinflussung von Taktpulsen in einem Rechenautomaten mit mehreren Rechenanlagen
DE3300261C2 (OSRAM)
DE3300260C2 (OSRAM)
DE69133518T2 (de) Kommunikationsschnittstelle
DE3300262C2 (OSRAM)
DE2413401A1 (de) Einrichtung zur synchronisierung dreier rechner
DE2908316A1 (de) Multikonfigurierbares modulares verarbeitungssystem, das mit einem vorverarbeitungssystem integriert ist
DE2654050B2 (de) Taktsignalsteuersystem eines Mikrocomputersystems
DE2534141A1 (de) Computer-schnittstellensystem
CH638912A5 (de) Datenverarbeitungsanlage mit verteilter datenverarbeitung.
CH616791A5 (OSRAM)
DE19539519A1 (de) Antriebssteuerbefehlseinheit, Synchronsteuersystem für eine Vielzahl von Antriebssteuerbefehlseinheiten, und Synchronsteuerverfahren für die Einheiten
DE19744071B4 (de) Eine programmierbare Logiksteuervorrichtung verwendendes Steuerungssystem
DE2059797B1 (de) Taktversorgungsanlage
DE2225462A1 (de) Verfahren und Einrichtung zur Mittelwertbildung der von einem Vorwärts-Rückwärtssignalgeber her anliegenden Signale
DE2228320A1 (de) Rundsteuerempfaenger
DE2655443B2 (de) Vervielfachte Zeitsteuerung zum Erzeugen von Zeitsignalen für Installationen mit signalverarbeitenden Schaltungen
DE2312415A1 (de) Schaltungsanordnung zur verbindung einer datenverarbeitungseinheit mit einer vielzahl von uebertragungsleitungen
EP0026734A1 (de) Sichere Datenverarbeitungseinrichtung
EP1223698B1 (de) Verfahren und Kompensationsmodul zur Phasenkompensation von Taktsignalen
DE19648968C2 (de) Steuersystem
DE1277921B (de) Codeumsetzer zur UEbertragung von Informationszeichen einer vorgegebenen ersten Codierung in gleichwertige Informationszeichen einer ausgewaehlten zweiten Codierung
DE2725922C2 (de) Mehrrechnersystem zur Steuerung von trassengebundenen Verkehrsmitteln
DE19756885B4 (de) Verfahren zum Austausch von Signalen zwischen über einen Bus verbundenen Modulen sowie Vorrichtung zur Durchführung des Verfahrens
DE3142665A1 (de) Verfahren und vorrichtung zum festlegen einer rotierenden prioritaet in einer modulkette

Legal Events

Date Code Title Description
OGA New person/name/address of the applicant
D2 Grant after examination
8339 Ceased/non-payment of the annual fee