DE2406578A1 - Verfahren zur herstellung integrierter halbleiterschaltungen - Google Patents

Verfahren zur herstellung integrierter halbleiterschaltungen

Info

Publication number
DE2406578A1
DE2406578A1 DE19742406578 DE2406578A DE2406578A1 DE 2406578 A1 DE2406578 A1 DE 2406578A1 DE 19742406578 DE19742406578 DE 19742406578 DE 2406578 A DE2406578 A DE 2406578A DE 2406578 A1 DE2406578 A1 DE 2406578A1
Authority
DE
Germany
Prior art keywords
layer
connecting conductor
metal
conductor matrix
insulation layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19742406578
Other languages
German (de)
English (en)
Inventor
Karl H Tiefert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of DE2406578A1 publication Critical patent/DE2406578A1/de
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
DE19742406578 1973-02-12 1974-02-12 Verfahren zur herstellung integrierter halbleiterschaltungen Pending DE2406578A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US33151173A 1973-02-12 1973-02-12

Publications (1)

Publication Number Publication Date
DE2406578A1 true DE2406578A1 (de) 1974-08-15

Family

ID=23294273

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19742406578 Pending DE2406578A1 (de) 1973-02-12 1974-02-12 Verfahren zur herstellung integrierter halbleiterschaltungen

Country Status (4)

Country Link
JP (1) JPS49114381A (enrdf_load_stackoverflow)
CA (1) CA1004779A (enrdf_load_stackoverflow)
DE (1) DE2406578A1 (enrdf_load_stackoverflow)
GB (1) GB1419906A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2137808A (en) * 1983-04-06 1984-10-10 Plessey Co Plc Integrated circuit processing method

Also Published As

Publication number Publication date
GB1419906A (en) 1975-12-31
CA1004779A (en) 1977-02-01
JPS49114381A (enrdf_load_stackoverflow) 1974-10-31

Similar Documents

Publication Publication Date Title
DE3339957C2 (enrdf_load_stackoverflow)
DE1903961C3 (de) Integrierte Halbleiterschaltung und Verfahren zu ihrer Herstellung
DE2729030C2 (de) Verfahren zum Herstellen eines mehrschichtigen Leiterzugsmusters für monolithisch integrierte Halbleiterschaltungen
EP0002185B1 (de) Verfahren zum Herstellen einer Verbindung zwischen zwei sich kreuzenden, auf der Oberfläche eines Substrats verlaufenden Leiterzügen
DE2402709C3 (de) Festkörperbauelement mit einem dünnen Film aus Vanadinoxyd
EP0024572B1 (de) Elektrisch leitender Kontakt- oder Metallisierungsaufbau für Halbleitersubstrate
DE1789106A1 (de) Halbleiteranordnung
DE2217538B2 (de) Verfahren zur Herstellung von Zwischenverbindungen in einer Halbleiteranordnung
DE1282196B (de) Halbleiterbauelement mit einer Schutzvorrichtung fuer seine pn-UEbergaenge
DE1283970B (de) Metallischer Kontakt an einem Halbleiterbauelement
DE1907740A1 (de) Halbleiteranordnung mit einem wenigstens zwei Halbleiterbereiche entgegengesetzten Leitungstype aufweisenden Halbleiterkoerper
DE2314731B2 (de) Halbleiteranordnung mit höckerartigen Vorsprüngen auf Kontaktflecken und Verfahren zur Herstellung einer solchen Halbleiteranordnung
EP0012220A1 (de) Verfahren zur Herstellung eines Schottky-Kontakts mit selbstjustierter Schutzringzone
DE69026179T2 (de) Methode zur Herstellung einer kontinuierlichen supraleitenden Lage mit verschiedenen Stärkebereichen für supraleitende Einrichtungen
DE2556038C2 (de) Verfahren zur Herstellung von Feldeffekttransistoren mit Schottky-Gate für sehr hohe Frequenzen
DE2132034A1 (de) Verfahren zur Herstellung von Zwischenverbindungen fuer elektrische Baueinheiten auf Festkoerpern
DE3413885C2 (enrdf_load_stackoverflow)
DE1811995A1 (de) Vorrichtung zur Bildung ohmscher Anschluesse bei elektronischen Bauteilen oder Schaltungen
DE69024728T3 (de) Verfahren zur Herstellung einer Elektrode zur elektrischen Kontaktierung eines Oxyd-Supraleiters
DE3830131C2 (enrdf_load_stackoverflow)
WO2001063652A1 (de) Halbleiterbauelement und herstellungsverfahren
DE69215956T2 (de) Verfahren zum Herstellen eines Kontakts auf einem Halbleiterbauelement
DE2406578A1 (de) Verfahren zur herstellung integrierter halbleiterschaltungen
EP0967296B1 (de) Verfahren zum Beschichten eines Substrats
DE1764937C3 (de) Verfahren zur Herstellung von Isolationsschichten zwischen mehrschichtig übereinander angeordneten metallischen Leitungsverbindungen für eine Halbleiteranordnung

Legal Events

Date Code Title Description
OHJ Non-payment of the annual fee