DE1093910B - Verfahren zur Herstellung einer elektrischen Halbleiteranordnung - Google Patents

Verfahren zur Herstellung einer elektrischen Halbleiteranordnung

Info

Publication number
DE1093910B
DE1093910B DES49151A DES0049151A DE1093910B DE 1093910 B DE1093910 B DE 1093910B DE S49151 A DES49151 A DE S49151A DE S0049151 A DES0049151 A DE S0049151A DE 1093910 B DE1093910 B DE 1093910B
Authority
DE
Germany
Prior art keywords
semiconductor device
manufacturing
etching
vol
electrical semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DES49151A
Other languages
German (de)
English (en)
Inventor
Dr Phil Nat Norbert Schink
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to NL111654D priority Critical patent/NL111654C/xx
Priority to NL216354D priority patent/NL216354A/xx
Application filed by Siemens Corp filed Critical Siemens Corp
Priority to DES49151A priority patent/DE1093910B/de
Priority to CH354857D priority patent/CH354857A/de
Publication of DE1093910B publication Critical patent/DE1093910B/de
Priority to FR18840A priority patent/FR1435482A/fr
Pending legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B60VEHICLES IN GENERAL
    • B60NSEATS SPECIALLY ADAPTED FOR VEHICLES; VEHICLE PASSENGER ACCOMMODATION NOT OTHERWISE PROVIDED FOR
    • B60N3/00Arrangements or adaptations of other passenger fittings, not otherwise provided for
    • B60N3/08Arrangements or adaptations of other passenger fittings, not otherwise provided for of receptacles for refuse, e.g. ash-trays
    • B60N3/083Ash-trays
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D11/00Electrolytic coating by surface reaction, i.e. forming conversion layers
    • C25D11/02Anodisation
    • C25D11/32Anodisation of semiconducting materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02258Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063Electrolytic etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Transportation (AREA)
  • Mechanical Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Weting (AREA)
DES49151A 1956-06-21 1956-06-21 Verfahren zur Herstellung einer elektrischen Halbleiteranordnung Pending DE1093910B (de)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL111654D NL111654C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1956-06-21
NL216354D NL216354A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1956-06-21
DES49151A DE1093910B (de) 1956-06-21 1956-06-21 Verfahren zur Herstellung einer elektrischen Halbleiteranordnung
CH354857D CH354857A (de) 1956-06-21 1957-06-12 Verfahren zur Herstellung eines elektrischen Halbleitergerätes
FR18840A FR1435482A (fr) 1956-06-21 1965-05-28 Cendrier basculant, en particulier pour voitures automobiles

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DES49151A DE1093910B (de) 1956-06-21 1956-06-21 Verfahren zur Herstellung einer elektrischen Halbleiteranordnung

Publications (1)

Publication Number Publication Date
DE1093910B true DE1093910B (de) 1960-12-01

Family

ID=7487149

Family Applications (1)

Application Number Title Priority Date Filing Date
DES49151A Pending DE1093910B (de) 1956-06-21 1956-06-21 Verfahren zur Herstellung einer elektrischen Halbleiteranordnung

Country Status (4)

Country Link
CH (1) CH354857A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE1093910B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR1435482A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (2) NL216354A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1211335B (de) * 1962-07-16 1966-02-24 Elektronik M B H Halbleiterbauelement mit mindestens einem pn-UEbergang und mit einer Oberflaechenschicht aus Siliziumoxyd und Verfahren zum Herstellen

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH263779A (de) * 1943-08-11 1949-09-15 Gen Electric Co Ltd Verfahren zur Herstellung eines Kristall-Gleichrichters.

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH263779A (de) * 1943-08-11 1949-09-15 Gen Electric Co Ltd Verfahren zur Herstellung eines Kristall-Gleichrichters.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1211335B (de) * 1962-07-16 1966-02-24 Elektronik M B H Halbleiterbauelement mit mindestens einem pn-UEbergang und mit einer Oberflaechenschicht aus Siliziumoxyd und Verfahren zum Herstellen

Also Published As

Publication number Publication date
NL216354A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CH354857A (de) 1961-06-15
FR1435482A (fr) 1966-04-15
NL111654C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Similar Documents

Publication Publication Date Title
DE2142146A1 (de) Halbleiteranordnung und Verfahren zur Herstellung einer derartigen Anordnung
DE2259829B2 (de) Verfahren zur anodischen Bildung einer Oxidschicht auf mindestens 5% Gallium enthaltenden Verbindungshalbleitern, insbesondere GaP.GaAs, AIGaP, InGaP und InGaAs in einem wässrigen Elektrolyten
DE1087704B (de) Verfahren zur Herstellung von Halbleiteranordnungen mit wenigstens einem p-n-UEbergang
DE1489240B1 (de) Verfahren zum Herstellen von Halbleiterbauelementen
DE1160547B (de) Verfahren zum elektrolytischen AEtzen eines Halbleiterbauelementes mit einem im wesentlichen einkristallinen Halbleiterkoerper und einem an die Oberflaeche tretenden pn-UEbergang
DE2158681C3 (de) Verfahren zur Behandlung eines lichtemittierenden Halbleiter-Bauelements mit PN-Übergang
DE1093910B (de) Verfahren zur Herstellung einer elektrischen Halbleiteranordnung
DE1040134B (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Halbleiterkoerpern mit p-n-UEbergang
DE1126513B (de) Verfahren zur Bearbeitung von Halbleiteranordnungen
DE1041164B (de) Verfahren zur Herstellung von elektrisch unsymmetrisch leitenden Systemen mit einem Halbleiterkristall
DE1194064B (de) Verfahren zum elektrolytischen AEtzen der Ober-flaeche eines mit Legierungselektroden aus einer Bleilegierung versehenen npn-Transistors mit einem Halbleiterkoerper aus Germanium
DE2018027A1 (de) Verfahren zum Einbringen extrem feiner öffnungen
DE1031893B (de) Verfahren zur aeusseren Formgebung von Halbleiteranordnungen, insbesondere fuer Gleichrichter- und Verstaerkerzwecke mit Halbleitern aus Germanium oder Silizium
DE966905C (de) Verfahren zur Herstellung elektrisch unsymmetrisch leitender Systeme
DE1071846B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE971095C (de) Verfahren zur Herstellung unipolarer Leiter mit Selen oder Selenverbindungen als Halbleiter und besonders hoher Spannungsbelastbarkeit in der Sperrichtung
DE1129795B (de) Verfahren zur elektrolytischen Oberflaechenbehandlung von Halbleiterkoerpern aus Silicium
DE1489631A1 (de) Verfahren zur Erhoehung der Sperrspannung thermisch oxydierter Siliziumkoerper mit mindestens einer Sperrschicht
AT214981B (de) Verfahren zur Oberflächenbehandlung von Halbleiterkörpern
DE1105069B (de) AEtzverfahren eines pn-UEberganges bei der Herstellung einer Halbleiteranordnung
JPS51129173A (en) Semi conductor with high voltage proof schottky electrode and it's man uacturing method.
DE1122635B (de) Verfahren zur galvanoplastischen Herstellung von Kontaktierungen auf Halbleiterkoerpern
DE1053278B (de) Verwendung einer waessrigen Loesung einer komplexbildenden zwei- oder mehr-basischen organischen Saeure zum Reinigen von Oberflaechen
DE1029485B (de) Verfahren zum Anbringen eines Zuleitungsdrahtes an der Oberflaeche eines halbleitenden Koerpers
AT232548B (de) Verfahren zur Herstellung einer Halbleiteranordnung