CS208367B1 - Method of demodulation of the,by series recorded signals with the divided phase on the moving magnetic memory code and connection for executing the same - Google Patents
Method of demodulation of the,by series recorded signals with the divided phase on the moving magnetic memory code and connection for executing the same Download PDFInfo
- Publication number
- CS208367B1 CS208367B1 CS216576A CS216576A CS208367B1 CS 208367 B1 CS208367 B1 CS 208367B1 CS 216576 A CS216576 A CS 216576A CS 216576 A CS216576 A CS 216576A CS 208367 B1 CS208367 B1 CS 208367B1
- Authority
- CS
- Czechoslovakia
- Prior art keywords
- phase
- signal
- voltage
- reproduced signal
- demodulation
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DD18533075A DD124408A3 (nl) | 1975-04-09 | 1975-04-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CS208367B1 true CS208367B1 (en) | 1981-09-15 |
Family
ID=5499862
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CS216576A CS208367B1 (en) | 1975-04-09 | 1976-04-02 | Method of demodulation of the,by series recorded signals with the divided phase on the moving magnetic memory code and connection for executing the same |
Country Status (6)
| Country | Link |
|---|---|
| CS (1) | CS208367B1 (nl) |
| DD (1) | DD124408A3 (nl) |
| DE (1) | DE2610687A1 (nl) |
| FR (1) | FR2307400A1 (nl) |
| NL (1) | NL7603667A (nl) |
| SU (1) | SU665319A1 (nl) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ZA81781B (en) * | 1980-02-13 | 1982-03-31 | Int Computers Ltd | Digital systems |
| HU183139B (en) * | 1980-05-14 | 1984-04-28 | Magyar Optikai Muevek | Electronic decoding circuit arrangement for systems with self-synchronization |
-
1975
- 1975-04-09 DD DD18533075A patent/DD124408A3/xx unknown
-
1976
- 1976-03-13 DE DE19762610687 patent/DE2610687A1/de not_active Withdrawn
- 1976-04-02 CS CS216576A patent/CS208367B1/cs unknown
- 1976-04-07 NL NL7603667A patent/NL7603667A/nl not_active Application Discontinuation
- 1976-04-09 FR FR7610586A patent/FR2307400A1/fr active Granted
- 1976-04-09 SU SU762344806A patent/SU665319A1/ru active
Also Published As
| Publication number | Publication date |
|---|---|
| FR2307400A1 (fr) | 1976-11-05 |
| NL7603667A (nl) | 1976-10-12 |
| SU665319A1 (ru) | 1979-05-30 |
| DD124408A3 (nl) | 1977-02-23 |
| FR2307400B3 (nl) | 1979-07-13 |
| DE2610687A1 (de) | 1977-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5420893A (en) | Asynchronous data channel for information storage subsystem | |
| US4346411A (en) | Amplitude sensitive three-level detector for derivative read back channel of magnetic storage device | |
| JPH0223945B2 (nl) | ||
| US3271750A (en) | Binary data detecting system | |
| US4672483A (en) | Information recording and reading apparatus having recording error checking circuit | |
| KR100217146B1 (ko) | 자기매체 데이타 기억시스템에서의 펄스검출을 위한 적합화 방법 및 장치 | |
| CA1177164A (en) | Apparatus for reproducing a pcm information signal from a record disc | |
| US4646167A (en) | Time code decoder | |
| US4764824A (en) | Dual servo system for rotating tape head control | |
| US4157573A (en) | Digital data encoding and reconstruction circuit | |
| CS208367B1 (en) | Method of demodulation of the,by series recorded signals with the divided phase on the moving magnetic memory code and connection for executing the same | |
| US4517610A (en) | Multichannel signal recovery circuit | |
| US3357003A (en) | Single channel quaternary magnetic recording system | |
| US3887942A (en) | Tape speed compensation system | |
| US3482228A (en) | Write circuit for a phase modulation system | |
| US4837642A (en) | Threshold tracking system | |
| GB1352413A (en) | Data storage and retrieval system | |
| JPS6235180B2 (nl) | ||
| US3423744A (en) | Binary magnetic recording system | |
| US3603942A (en) | Predifferentiated recording | |
| US3713123A (en) | High density data recording and error tolerant data reproducing system | |
| US4864553A (en) | Apparatus for controlling rotation of a run length limited code modulated information recording medium | |
| US5365501A (en) | Information recording and reproducing device | |
| US4134139A (en) | Method and arrangement for writing and reading bit sequences | |
| US4813059A (en) | Readback recovery of run length limited codes |