CS205443B1 - Zapoj eni vyrovnávací paměti - Google Patents
Zapoj eni vyrovnávací paměti Download PDFInfo
- Publication number
- CS205443B1 CS205443B1 CS532678A CS532678A CS205443B1 CS 205443 B1 CS205443 B1 CS 205443B1 CS 532678 A CS532678 A CS 532678A CS 532678 A CS532678 A CS 532678A CS 205443 B1 CS205443 B1 CS 205443B1
- Authority
- CS
- Czechoslovakia
- Prior art keywords
- input
- group
- output
- inputs
- decoder
- Prior art date
Links
- 239000000872 buffer Substances 0.000 title claims description 68
- 230000002093 peripheral effect Effects 0.000 claims description 37
- 230000009977 dual effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 4
- 101150070189 CIN3 gene Proteins 0.000 description 1
- 101150110971 CIN7 gene Proteins 0.000 description 1
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 101150110298 INV1 gene Proteins 0.000 description 1
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CS532678A CS205443B1 (ch) | 1978-08-16 | 1978-08-16 | Zapoj eni vyrovnávací paměti |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CS532678A CS205443B1 (ch) | 1978-08-16 | 1978-08-16 | Zapoj eni vyrovnávací paměti |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CS205443B1 true CS205443B1 (ch) | 1981-05-29 |
Family
ID=5397945
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CS532678A CS205443B1 (ch) | 1978-08-16 | 1978-08-16 | Zapoj eni vyrovnávací paměti |
Country Status (1)
| Country | Link |
|---|---|
| CS (1) | CS205443B1 (ch) |
-
1978
- 1978-08-16 CS CS532678A patent/CS205443B1/ch unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6356987B1 (en) | Microprocessing device having programmable wait states | |
| US5652904A (en) | Non-reconfigurable microprocessor-emulated FPGA | |
| US5226134A (en) | Data processing system including a memory controller for direct or interleave memory accessing | |
| JP2821534B2 (ja) | デュアルポートランダムアクセスメモリ装置 | |
| US4835684A (en) | Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus | |
| JPS58146943A (ja) | デ−タ・プロセツサのマイクロワ−ド発生機構 | |
| CS205443B1 (ch) | Zapoj eni vyrovnávací paměti | |
| EP0380860B1 (en) | Self timed register file | |
| JPS62156742A (ja) | デ−タ書込み制御方式 | |
| GB1285591A (en) | Direct function digital data processor | |
| JP3765337B2 (ja) | Ｍａｃのバンクレジスタ回路 | |
| JP2775744B2 (ja) | デジタル可聴音発生装置 | |
| GB1426273A (en) | Data processing | |
| JP2692865B2 (ja) | シーケンサの微分命令の処理方式 | |
| JPH0256028A (ja) | マイクロコンピュータシステム | |
| SU1603395A1 (ru) | Процессор матричной вычислительной системы | |
| JPH081745B2 (ja) | シリアルアクセスメモリ | |
| EP0264740A2 (en) | Time partitioned bus arrangement | |
| JP3597744B2 (ja) | 割込み要因信号フラグレジスタ装置 | |
| JP2917290B2 (ja) | レジスタ制御回路 | |
| JP2924004B2 (ja) | 命令コード転送方式 | |
| JPH01175649A (ja) | マイクロプロセッサ | |
| JPH0737143Y2 (ja) | ドライブ回路 | |
| JPS6413621A (en) | Register selecting circuit | |
| SU830568A2 (ru) | Устройство дл обмена информацией междуРЕгиСТРАМи |