CS201649B1 - Zapojeni terminálového procesoru - Google Patents

Zapojeni terminálového procesoru Download PDF

Info

Publication number
CS201649B1
CS201649B1 CS76778A CS76778A CS201649B1 CS 201649 B1 CS201649 B1 CS 201649B1 CS 76778 A CS76778 A CS 76778A CS 76778 A CS76778 A CS 76778A CS 201649 B1 CS201649 B1 CS 201649B1
Authority
CS
Czechoslovakia
Prior art keywords
input
output
program counter
register
peripheral
Prior art date
Application number
CS76778A
Other languages
Czech (cs)
English (en)
Inventor
Pavel Sedlacek
Original Assignee
Pavel Sedlacek
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pavel Sedlacek filed Critical Pavel Sedlacek
Priority to CS76778A priority Critical patent/CS201649B1/sk
Publication of CS201649B1 publication Critical patent/CS201649B1/sk

Links

Landscapes

  • Bus Control (AREA)
CS76778A 1978-02-06 1978-02-06 Zapojeni terminálového procesoru CS201649B1 (sk)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CS76778A CS201649B1 (sk) 1978-02-06 1978-02-06 Zapojeni terminálového procesoru

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CS76778A CS201649B1 (sk) 1978-02-06 1978-02-06 Zapojeni terminálového procesoru

Publications (1)

Publication Number Publication Date
CS201649B1 true CS201649B1 (sk) 1980-11-28

Family

ID=5340398

Family Applications (1)

Application Number Title Priority Date Filing Date
CS76778A CS201649B1 (sk) 1978-02-06 1978-02-06 Zapojeni terminálového procesoru

Country Status (1)

Country Link
CS (1) CS201649B1 (sk)

Similar Documents

Publication Publication Date Title
US4575793A (en) Personal-computer to 3270 system interfacing apparatus
GB1585284A (en) Cpu/parallel processor interface with microcode extension
GB1576000A (en) Multibus processor for increasing execution speed using a pipeline effect
KR850004680A (ko) 집적 프로세서
KR850004679A (ko) 집적 데이타 처리기
US4835684A (en) Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus
GB1585285A (en) Parallel data processor apparatus
KR100288170B1 (ko) 레지스터 화일군을 공유하는 연산 유닛을 갖춘 데이타 처리기
US5884054A (en) Multiprocessor system including interprocessor encoding and decoding logic for communication between two cards through reduced addressing lines
US5410721A (en) System and method for incrementing a program counter
US4177511A (en) Port select unit for a programmable serial-bit microprocessor
KR900002438B1 (ko) 프로세서간 결합방식
JPH0833876B2 (ja) プロセツサ
US4153942A (en) Industrial control processor
CS201649B1 (sk) Zapojeni terminálového procesoru
US4723258A (en) Counter circuit
EP0114683A2 (en) Arithmetic unit
US5423021A (en) Auxiliary control signal decode using high performance address lines
US4916601A (en) Means for transferring firmware signals between a control store and a microprocessor means through a reduced number of connections by transfer according to firmware signal function
Magar et al. An NMOS digital signal processor with multiprocessing capability
SU1735864A1 (ru) Устройство обработки информации
JPH0727517B2 (ja) １６ビット・プログラマブル・パイプライン算術論理演算装置
Blazek Preliminary design of a parallel SIC architecture
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
KR950000355B1 (ko) 그래픽 전용 제어 회로