CN2938127Y - Programmable logical device cable tester - Google Patents

Programmable logical device cable tester Download PDF

Info

Publication number
CN2938127Y
CN2938127Y CN 200520073973 CN200520073973U CN2938127Y CN 2938127 Y CN2938127 Y CN 2938127Y CN 200520073973 CN200520073973 CN 200520073973 CN 200520073973 U CN200520073973 U CN 200520073973U CN 2938127 Y CN2938127 Y CN 2938127Y
Authority
CN
China
Prior art keywords
cpld
cable
programmable logic
singlechip
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200520073973
Other languages
Chinese (zh)
Inventor
蒋敏涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Panda Electronics Co Ltd
Panda Electronics Group Co Ltd
Original Assignee
Nanjing Panda Electronics Co Ltd
Panda Electronics Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Panda Electronics Co Ltd, Panda Electronics Group Co Ltd filed Critical Nanjing Panda Electronics Co Ltd
Priority to CN 200520073973 priority Critical patent/CN2938127Y/en
Application granted granted Critical
Publication of CN2938127Y publication Critical patent/CN2938127Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

Disclosed is a programmable logic device cable tester, comprising a complex programmable logic circuit CPLD, a singlechip and a RS232-TTL level switching circuit. The complex programmable logic circuit CPLD is connected with the interface circuit of the singlechip to work as a peripheral of the singlechip; the I/O interface of the CPLD is connected with the plug of the cable; the level switching circuit which is provided with RS232-TTL is connected with the singlechip and the communication interface of the PC. Combining the singlechip and the CPLD, the utility model can automatically make quick detection of the jointing of the cable, greatly reduce the work intensity of workers, improve working efficiency, and furthermore raise the accuracy and reliability of detection result of the tester.

Description

The programmable logic device (PLD) cable tester
Technical field
Technical field is the cable tester of electronic tester, especially single-chip microcomputer and CPLD (programmable logic device (PLD)) combination under the utility model.
Background technology
Along with the widespread use of computing machine in Industry Control, the situation of tens even wires up to a hundred has appearred having in the cable in the production of cable, weld whether correctly in order to check, when output is little, the general employing manually measured with multimeter, along with the increase of output, this working method does not more and more catch up with the speed of production, and does not meet industrial production requirement.
Use general single-chip microcomputer can constitute cable tester, but have the interface circuit complexity, the reliability of whole instrument work is not high.
And the CPLD circuit is a kind of programmable logic device (PLD) with abundant programmable I/O pin, has in system programmable, flexible characteristic easy to use; Not only can realize conventional logical device function, also can realize complicated sequential logic function.CPLD is applied to built-in applied system, combines, more can embody it in system programmable, flexible characteristic easy to use with single-chip microcomputer.
Summary of the invention
The utility model purpose is: propose a kind of programmable logic device (PLD) cable tester, by single-chip microcomputer and CPLD are combined, can join a common PC again, realize the robotization of cable detection, improve the production efficiency of cable.Improve the reliability of instrument work.
The purpose of this utility model is achieved in that the programmable logic device (PLD) cable tester, and complex programmable logic device CPLD is connected with the interface microcontroller circuit, as a peripheral hardware of single-chip microcomputer, and the plug of the I/O interface stube cable of CPLD.The RS232-TTL level shifting circuit connects between the communication interface of single-chip microcomputer and PC.Device adopts single-chip microcomputer to combine with CPLD, can join a common PC again and just form one graphical man-machine interface is arranged, and whether automatic quick check cable weld correct cable tester.
Be provided with human interface software, common 51 single chip circuits, a CPLD who writes with VB6.0 and finish the interface of single-chip microcomputer and cable, the level conversion that the RS232-TTL level shifting circuit is finished the communication interface of single-chip microcomputer and PC.System chart as shown in Figure 1.CPLD realizes the desired function of single-chip microcomputer.For example, realize address decoding commonly used, latch, functions such as 8255; Also can realize the desired specific functions of single-chip microcomputer such as encryption, deciphering and extended serial mouth.Realize the dirigibility of built-in applied system, also improved the performance of built-in applied system.
Earlier manually from PC keyboard input cable connection table, use when computing machine filing for convenience and later regeneration are produced during work, connection table exists in the PC hard disk in the mode of file.PC adopts WINDOWS operating system, and man-machine interface adopts the VB6.0 programming, and advantage is that graphic interface is man-machine, and program development is convenient.
Beneficial effect: because the instrument that uses PC to combine with single-chip microcomputer, can adopt the robotization detection mode, want pin ground amount of pin of two personal ammeters habitually in the past, now as long as a people is inserted into cable on the plug anchor clamps, click just self-verifying fast and accurately of keyboard, reduce working strength of workers so greatly, improved work efficiency.And the accuracy of apparatus measures and reliability increase.
Description of drawings
Fig. 1 is the utility model programmable logic device (PLD) cable tester block diagram
Fig. 2 is the utility model single chip circuit figure, is 51 single chip circuits
Fig. 3 is the utility model CPLD interface circuit figure
Fig. 4 is the utility model RS232-TTL level shifting circuit
Fig. 5 is the utility model 51 scm software process flow diagrams
Embodiment
Fig. 2 is 51 single chip circuits, and Fig. 3 is that CPLD interface circuit (part), Fig. 4 are that RS232-TTL level shifting circuit, Fig. 5 are 51 scm software process flow diagrams.As to adopt EMP7512A be the CPLD of the MAX7000A series released of altera corp, adopts CMOS EEPROM technology, and transmission delay only is 3.5ns, can realize the counter of frequency up to 200MHz; Inside has rich in natural resources---512 triggers, 10,000 user-programmable doors; Can carry out the ISP programming, greatly make things convenient for the user.
As shown in the figure, PC sends instructions to 51 single-chip microcomputers according to connection table, allows single-chip microcomputer look into the pin that links to each other with No. 1 pin.Single-chip microcomputer is searched successively since No. 2 pin, find with pin that No. 1 pin links to each other after the result is reported PC, if just newspaper is not empty; PC sends instructions and allows single-chip microcomputer look into the pin that links to each other with No. 2 pin then, and single-chip microcomputer is searched successively since No. 3 pin, after finding the result is reported PC, if just newspaper is not empty.Inquiry so successively.Notice that this programme is because the restriction of basic circuit principle can only have two pins to link to each other in each node, if the 3rd pin arranged, this node will be reported empty.
4 CPLD are arranged in the utility model circuit, every CPLD is in charge of 48 pins, the CPLD that single-chip processor i/o is provided with 2 parallel connections just can manage the socket of one 96 core, the socket of two 96 cores for versatility, is done two anchor clamps again the socket of these two sockets and checked cable plug correspondence is coupled together altogether, adorning the socket of tested cable plug correspondence on the template, like this, as long as do some anchor clamps, just can check the cable of all these types of being produced at present more.As use PC, and enter man-machine interface, begin a node, a node ground input cable connection table, click " test " key then, software just begins to check automatically, about the about per second six roots of sensation of speed line.Finish the back and show that cable is normal, change a cable, knock enter key and continue to check.To the last looked into for one.If mistake, then software can show that in the test result hurdle which node is wrong.

Claims (1)

1, programmable logic device (PLD) cable tester, comprise that complex programmable logic device CPLD, single-chip microcomputer, RS232-TTL level shifting circuit constitute, it is characterized in that adopting complex programmable logic device CPLD to be connected with the interface microcontroller circuit, a peripheral hardware as single-chip microcomputer, the plug of the I/O interface stube cable of CPLD is provided with between the communication interface of RS232-TTL level shifting circuit connection single-chip microcomputer and PC.
CN 200520073973 2005-07-27 2005-07-27 Programmable logical device cable tester Expired - Fee Related CN2938127Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200520073973 CN2938127Y (en) 2005-07-27 2005-07-27 Programmable logical device cable tester

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200520073973 CN2938127Y (en) 2005-07-27 2005-07-27 Programmable logical device cable tester

Publications (1)

Publication Number Publication Date
CN2938127Y true CN2938127Y (en) 2007-08-22

Family

ID=38362157

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200520073973 Expired - Fee Related CN2938127Y (en) 2005-07-27 2005-07-27 Programmable logical device cable tester

Country Status (1)

Country Link
CN (1) CN2938127Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102866323A (en) * 2012-09-13 2013-01-09 南车株洲电力机车研究所有限公司 Wiring detection method and device for programmable logic controller (PLC) module

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102866323A (en) * 2012-09-13 2013-01-09 南车株洲电力机车研究所有限公司 Wiring detection method and device for programmable logic controller (PLC) module
CN102866323B (en) * 2012-09-13 2015-07-08 南车株洲电力机车研究所有限公司 Wiring detection method and device for programmable logic controller (PLC) module

Similar Documents

Publication Publication Date Title
CN104820637B (en) A kind of hand-held USB3.0 protocol analyzers
CN107907814B (en) Method for improving mass production test efficiency of chips
CN107368408A (en) A kind of software fault towards interface injects automated testing method
CN207752467U (en) A kind of loading equipemtn of fpga chip
CN101102566B (en) A design method and debugging method for mobile phone JTAG debugging interface signals
CN112596743B (en) Military FPGA general reconstruction circuit based on JTAG interface
CN103761185A (en) Automated testing system and automated testing method
CN109426594A (en) A kind of chip debugging apparatus, method and computer readable storage medium
CN101763299B (en) Method and device for testing universal series bus equipment
CN111008102B (en) FPGA accelerator card high-speed interface SI test control device, system and method
CN2938127Y (en) Programmable logical device cable tester
CN206369789U (en) A kind of multifunctional digital wafer prober
CN107943640A (en) Monocyclic JTAG backplane test bus circuit based on automatic daisy chain
CN103257606A (en) USB interface high-speed and real-time sampling logic analyzer
CN206058696U (en) Realize the FPGA brassboards of independent debugging checking
CN103226531B (en) A kind of dual-port peripheral configuration interface circuit
CN112114899A (en) Chip debugging system and debugger
Penna et al. Reconfiguring CPLD to perform operations based on sequence detection condition
CN201637820U (en) Low-cost programmable logic array logic analyzing device
CN107577574B (en) Debugging switching circuit and debugging circuit board
CN105068482A (en) Control method and control circuit for realizing CPLD online programming and off-line programming
CN205280898U (en) Improved generation logic chip detector
CN112346921A (en) Automatic function test system
CN207010640U (en) Button magnitude of voltage debug circuit and button magnitude of voltage debugging acid
CN210776662U (en) FPGA/CPLD debugging equipment based on FPGA/CPLD chip

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee