CN2904303Y - Led集成芯片 - Google Patents

Led集成芯片 Download PDF

Info

Publication number
CN2904303Y
CN2904303Y CNU2006200591341U CN200620059134U CN2904303Y CN 2904303 Y CN2904303 Y CN 2904303Y CN U2006200591341 U CNU2006200591341 U CN U2006200591341U CN 200620059134 U CN200620059134 U CN 200620059134U CN 2904303 Y CN2904303 Y CN 2904303Y
Authority
CN
China
Prior art keywords
led
metal level
silicon substrate
led bare
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNU2006200591341U
Other languages
English (en)
Inventor
吴纬国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangzhou Nanker Integrated Electronic Co Ltd
Original Assignee
Guangzhou Nanker Integrated Electronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangzhou Nanker Integrated Electronic Co Ltd filed Critical Guangzhou Nanker Integrated Electronic Co Ltd
Priority to CNU2006200591341U priority Critical patent/CN2904303Y/zh
Application granted granted Critical
Publication of CN2904303Y publication Critical patent/CN2904303Y/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)

Abstract

本实用新型公开了一种LED集成芯片，旨在提供一种易于集成、散热效果好的LED集成芯片。本实用新型包括若干个LED裸芯片(1)和硅衬底(2)，所述LED裸芯片包括衬底(10)和N型外延层(11)、P型外延层(12)，所述硅衬底(2)顶面于每个所述LED裸芯片处有两个分离的沉积金属层(32、33)，所述P型外延层(12)、所述N型外延层(11)分别通过焊球(40、41)倒装或通过金属线(45、46)正装焊接在所述金属层(32、33)上，所述金属层(32、33)与所述硅衬底(2)的结合区分别还有一个掺杂的隔离层I(22、23)，若干个所述LED裸芯片之间通过所述金属层(32、33)相连接并引出阳极接点(80)和阴极接点(81)。本实用新型可广泛应用于LED领域。

Description

LED集成芯片
                        技术领域
本实用新型涉及一种LED集成芯片。
                        背景技术
倒装芯片技术是当今最先进的微电子封装技术之一，它既是一种芯片互连技术，又是一种理想的芯片粘接技术，它将电路组装密度提升到了一个新的高度。在所有表面安装技术中，倒装芯片可以达到最小、最薄的封装，随着电子产品体积的进一步缩小，倒装芯片的应用将会越来越广泛。将LED裸芯片倒扣在硅衬底上的封装形式称为倒装LED。传统的倒装LED采用面积较大的功率型LED，成本较高，由于芯片面积较大，热源集中，因此散热效果不好。同时，这种倒装LED较难实现多芯片集成。
正装芯片技术是传统的微电子封装技术，其技术成熟，应用范围最广泛。目前绝大多数LED均为正装LED，LED裸芯片正装在一个带有反射杯的支架上，其P型外延层、N型外延层分别通过金属线焊接在阳极和阴极引线上，这种正装LED的衬底一般为绝热材料，其散热性差。同时，这种正装LED较难实现多芯片集成。
                      实用新型内容
本实用新型所要解决的技术问题是克服现有技术上的不足，提供一种易于集成、散热效果好的LED集成芯片。
本实用新型所采用的技术方案是：本实用新型包括若干个LED裸芯片和硅衬底，所述LED裸芯片包括衬底和N型外延层、P型外延层，所述硅衬底顶面于每个所述LED裸芯片处有两个分离的沉积金属层，所述P型外延层、所述N型外延层分别通过焊球倒装或通过金属线正装焊接在所述金属层上，所述金属层与所述硅衬底的结合区分别还有一个掺杂的隔离层I，若干个所述LED裸芯片之间通过所述金属层相连接并引出阳极接点和阴极接点。
若干个所述LED裸芯片之间并联或串联或串并联组合连接。
所述金属层的外表面为反光面。
各所述LED裸芯片对应的所述金属层与所述硅衬底之间设有隔离层II、所述金属层之间还有一个隔离层II。
本实用新型还包括保护层，所述保护层覆盖于所述金属层外表面。
所述硅衬底为P型或N型，所述隔离层I与所述硅衬底极性相反，所述焊球为金球栓或铜球栓或锡球，所述金属线为金线或铝线或铜线，所述金属层为金属铝或硅铝合金。
本实用新型的有益效果是：由于本实用新型若干个所述LED裸芯片之间通过所述金属层相连接并引出阳极接点和阴极接点，若干个所述LED裸芯片之间并联或串联或串并联组合连接，多个所述LED裸芯片分布面积广，发光效果更好，且制造成本比采用一个LED裸芯片的功率型LED芯片更低，每个所述LED裸芯片通过与其相接的两个所述焊球或金属线将热量传到所述金属层，并通过所述隔离层将热量传给所述硅衬底，所述金属层的面积较大，热源较分散，散热效果好，使用寿命长，故本实用新型散热效果好、使用寿命长，易于实现多芯片集成。
                        附图说明
图1是本实用新型实施例一的平面布置结构示意图；
图2是图1所示LED集成芯片的电路原理图；
图3是本实用新型实施例二的平面布置结构示意图；
图4是图3所示LED集成芯片的电路原理图；
图5是本实用新型实施例三的平面布置结构示意图；
图6是图5所示LED集成芯片的电路原理图；
图7是本实用新型实施例四的平面布置结构示意图；
图8是图7所示LED集成芯片的电路原理图；
图9是图1、图3、图5、图7所示倒装LED集成芯片的A-A剖面结构示意图；
图10是图1、图3、图5、图7所示正装LED集成芯片的A-A剖面结构示意图。
                      具体实施方式
实施例一：
如图1、图2、图9所示，本实施例的倒装LED集成芯片包括九个LED裸芯片1和硅衬底2，所述LED裸芯片1包括蓝宝石(Al2O3)衬底10和氮化镓(GaN)N型外延层11、P型外延层12，当然，所述衬底10也可以为碳化硅(SiC)等其他材料的衬底，所述硅衬底2为P型硅衬底，当然所述硅衬底2也可以为N型硅衬底，此时，所述隔离层I 22、23为掺杂硼等材料的P型隔离层。所述硅衬底2顶面于每个所述LED裸芯片1处有两个分离的沉积金属层32、33，所述金属层32、33为金属铝，当然也可以采用硅铝合金，所述金属层32、33的外表面为反光面，所述金属层32、33既是电极又是底面光线的反光体，所述P型外延层12、所述N型外延层11分别通过焊球40、41倒装焊接在所述金属层32、33上，所述焊球40、41为金球栓，当然也可以为铜球栓或锡球，所述金属层32、33与所述硅衬底2的结合区分别还有一个掺杂磷、砷等材料的N型隔离层I 22、23，用于隔离所述金属层32、33与所述硅衬底2，防止所述金属层32、33之间漏电或短路，同时所述隔离层I22、23与所述硅衬底2之间也构成一个静电保护二极管，也可起到在封装过程中静电保护的作用，同时所述隔离层I 22、23将所述LED裸芯片1传给所述金属层32、33的热量再传递给所述硅衬底2，起到良好的导热、散热作用。各所述LED裸芯片1之间通过所述金属层32、33相并联连接并引出阳极接点80和阴极接点81，即所述阳极接点80和所述阴极接点81之间的所有LED裸芯片1相并联。
实施例二：
如图3、图4、图9所示，本实施例与实施例一的不同之处在于：各所述LED裸芯片1之间通过所述金属层32、33的连接方式——本实施例各所述LED裸芯片1之间相串联连接，即所述阳极接点80和所述阴极接点81之间的所有LED裸芯片1相串联。其余与实施例一相同。
实施例三：
如图5、图6、图9所示，本实施例与实施例一的不同之处在于：各所述LED裸芯片1之间通过所述金属层32、33的连接方式——本实施例各所述LED裸芯片1之间先每三个串联成一组，再将三组相并联连接。其余与实施例一相同。
实施例四：
如图7、图8、图9所示，本实施例与实施例一的不同之处在于：各所述LED裸芯片1之间通过所述金属层32、33的连接方式——本实施例各所述LED裸芯片1之间先每三个并联成一组，再将三组相串联连接。其余与实施例一相同。
实施例五：
如图1～图8、图10所示，本实施例与实施例一～四的不同之处在于：本实施例的LED集成芯片的各所述LED裸芯片1为正装封装型式，所述LED集成芯片还包括保护层6，所述保护层6覆盖于所述金属层32、33外表面，以防止所述金属层32、33短路，所述保护层6采用二氧化硅(SiO2)材料，当然也可以采用氮化硅(SiN)等其他材料，用银胶9将LED裸芯片1正装在所述硅衬底2上，再将连接LED裸芯片1的所述P型外延层12、所述N型外延层11焊点的所述金属线45、46焊接于保护层的两个开口内的所述金属层32、33上；所述金属层32、33与所述硅衬底2之间各有一个隔离层II 51、53，所述金属层32、33之间还有一个工艺过程中形成的隔离层II 52，所述隔离层II 51、52、53为氧化层，当然也可以由氧化层和氮化硅层共同组成；各所述LED裸芯片1之间通过所述金属层32、33的连接方式为串联或并联或串并联组合连接。
本实用新型所述LED裸芯片1的数量不限于九个，实施例中仅是举例说明。
本实用新型将若干个所述LED裸芯片1集成在一个所述硅衬底2上，散热效果好、使用寿命长，易于实现多芯片集成。
本实用新型可广泛应用于LED领域。

Claims (6)

1、一种LED集成芯片，包括若干个LED裸芯片(1)和硅衬底(2)，所述LED裸芯片包括衬底(10)和N型外延层(11)、P型外延层(12)，其特征在于：所述硅衬底(2)顶面于每个所述LED裸芯片处有两个分离的沉积金属层(32、33)，所述P型外延层(12)、所述N型外延层(11)分别通过焊球(40、41)倒装或通过金属线(45、46)正装焊接在所述金属层(32、33)上，所述金属层(32、33)与所述硅衬底(2)的结合区分别还有一个掺杂的隔离层I(22、23)，若干个所述LED裸芯片之间通过所述金属层(32、33)相连接并引出阳极接点(80)和阴极接点(81)。
2、根据权利要求1所述的LED集成芯片，其特征在于：若干个所述LED裸芯片之间并联或串联或串并联组合连接。
3、根据权利要求1或2所述的LED集成芯片，其特征在于：所述金属层(32、33)的外表面为反光面。
4、根据权利要求1或2所述的LED集成芯片，其特征在于：各所述LED裸芯片对应的所述金属层(32、33)与所述硅衬底(2)之间设有隔离层II(51、53)、所述金属层(32、33)之间还有一个隔离层II(52)。
5、根据权利要求4所述的LED集成芯片，其特征在于：它还包括保护层(6)，所述保护层(6)覆盖于所述金属层(32、33)外表面。
6、根据权利要求1或2或5所述的LED集成芯片，其特征在于：所述硅衬底(2)为P型或N型，所述隔离层I(22、23)与所述硅衬底(2)极性相反，所述焊球(40、41)为金球栓或铜球栓或锡球，所述金属线(45、46)为金线或铝线或铜线，所述金属层(32、33)为金属铝或硅铝合金。
CNU2006200591341U 2006-05-19 2006-05-19 Led集成芯片 Expired - Fee Related CN2904303Y (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNU2006200591341U CN2904303Y (zh) 2006-05-19 2006-05-19 Led集成芯片

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNU2006200591341U CN2904303Y (zh) 2006-05-19 2006-05-19 Led集成芯片

Publications (1)

Publication Number Publication Date
CN2904303Y true CN2904303Y (zh) 2007-05-23

Family

ID=38079716

Family Applications (1)

Application Number Title Priority Date Filing Date
CNU2006200591341U Expired - Fee Related CN2904303Y (zh) 2006-05-19 2006-05-19 Led集成芯片

Country Status (1)

Country Link
CN (1) CN2904303Y (zh)

Similar Documents

Publication Publication Date Title
CN1092397C (zh) 高性能低成本的多芯片组件封装件
TW201143023A (en) Light emitting diode package, lighting device and light emitting diode package substrate
CN101621105B (zh) Led倒装芯片集成封装方法及采用该方法封装的led
CN201412704Y (zh) 一种集成led芯片的光源
TWI505520B (zh) 發光二極體封裝結構
CN102610735B (zh) 一种具有电热分离结构的发光器件及其制造方法
US20120043576A1 (en) Led package structure
CN100508186C (zh) 贴片式发光二极管及制造方法
CN101308838B (zh) 一种高导通电压倒装led集成芯片及制造方法
CN101350321A (zh) 直接倒装于支架内的发光二极管的制造方法
CN101532612A (zh) 一种集成led芯片光源的制造方法
CN102231378B (zh) 一种led封装结构及其制备方法
CN1702880A (zh) 半导体发光二极管(led)通孔倒扣焊芯片及生产工艺
CN102214776B (zh) 发光二极管封装结构、照明装置及发光二极管封装用基板
CN1787242A (zh) 一种倒装led芯片的封装方法
CN100392855C (zh) U槽led集成芯片及制造方法
CN100414704C (zh) 平面倒装led集成芯片及制造方法
CN101051634B (zh) 硅衬底平面led集成芯片及制造方法
CN1189950C (zh) 可表面粘着并具有覆晶封装结构的发光半导体装置
CN201904368U (zh) 一种硅基板集成有功能电路的led表面贴装结构
CN103928577A (zh) 一种板式led的封装方法及采用该方法封装的led
CN203521454U (zh) 一种倒装led芯片的欧姆接触电极结构及倒装led芯片
CN203312358U (zh) Led芯片倒装结构
CN2904302Y (zh) U槽led集成芯片
CN201022077Y (zh) 硅衬底平面led集成芯片

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070523

Termination date: 20110519