CN2789933Y - 大电流三相整流电力电子器件模块 - Google Patents

大电流三相整流电力电子器件模块 Download PDF

Info

Publication number
CN2789933Y
CN2789933Y CNU2005200704114U CN200520070411U CN2789933Y CN 2789933 Y CN2789933 Y CN 2789933Y CN U2005200704114 U CNU2005200704114 U CN U2005200704114U CN 200520070411 U CN200520070411 U CN 200520070411U CN 2789933 Y CN2789933 Y CN 2789933Y
Authority
CN
China
Prior art keywords
silicon
electronic device
power electronic
device module
large current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNU2005200704114U
Other languages
English (en)
Inventor
陈兴忠
颜书芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CNU2005200704114U priority Critical patent/CN2789933Y/zh
Application granted granted Critical
Publication of CN2789933Y publication Critical patent/CN2789933Y/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Rectifiers (AREA)

Abstract

一种大电流三相整流电力电子器件模块,所述硅二极管中的导体为软质导线,所述绝缘板为三层复合结构的DBC板,上、下层均为铜铝合金,既能导电又具有良好的可焊性,中间为绝缘层氮化铝,硅芯片和绝缘板之间通过若干根软质导线相连,软质导线的一端烧结在绝缘板的铜铝合金上,另一端烧结在硅芯片上;由于选用三层结构的DBC作绝缘板,既无毒性、绝缘性好,传热导热快,热膨胀系数又小,当通入大电流后,模块所产生的热量能较快地传导于铜质底座而散发,DBC绝缘板的变形量较小;用若干条软质导线取代整体式铜质导体,彻底消除硅芯片拉损现象,这种结构的三相整流电力电子器件模块的极限电流可达到2000A~3500A。

Description

大电流三相整流电力电子器件模块
技术领域
本实用新型涉及一种三相整流电力电子器件模块。
背景技术
目前普遍使用的三相整流电力电子器件模块的额定电流都在1000A以下,对于额定电流在1000A以上的大电流和3000A以上的特大电流三相整流模块还无法生产。现有1000A以下三相整流模块都包括六只硅二极管,它们按三相整流电路连接,如附图2所示连接方式,即由三组串联(ad、be、cf)后,再由abc三个二极管的阴极并联后得直流电源的正极,def三个二极管的阳极并联得直流电源的负极。每个硅二极管由铜质散热板、绝缘板、电极片、保护层钼片、硅芯片和导体组成,硅芯片、保护层钼片、电极片、绝缘板、铜质散热板之间均通过银锡烧结成一体,硅芯片和绝缘板之间通过整体的铜片导体刚性相连,绝缘板为上下面镀有镍层的氧化铍板,氧化铍不仅具有很强的毒性,常期接触对人体会造成伤害,而且它的膨胀系数与硅芯片相差很大,将氧化铍与硅芯片用刚性的导体通过焊接方式连接起来,当通入大电流受热后其变形量很大,极易拉损硅芯片,造成电压击穿,为了克服这一不足,人们特意在氧化铍上表面增设了能减少绝缘板受热变形量的保护层钼片,即使如此,能够增加的电流量有限,当通过的电流增加到1000A以上时,保护层钼片则不起作用,这种结构的三相整流电力电器件模块无法实现向大电流方向发展。束缚了三相整流电力电器件模块的应用范围,不适应现代电力电子工业的发展。
发明内容
本实用新型的发明目的在于提供一种大电流三相整流电力电子器件模块。
本实用新型所述的大电流三相整流电力电子器件模块,包括六只硅二极管,按三相整流电路连接而成,每个硅二极管由铜质散热板1、绝缘板2、电极片3、保护层钼片4、硅芯片5和导体6组成,硅芯片5、保护层钼片4、电极片3、绝缘板2、铜质散热板1之间均通过银锡烧结成一体,所述导体6为软质导线,所述绝缘板2为DBC板,DBC板为铜铝合金、氮化铝、铜铝合金复合板材,它为三层结构,上下层均为铜铝合金21,中间为氮化铝绝缘层22,硅芯片5和绝缘板4之间通过若干根软质导线7相连,软质导线7的一端烧结在DBC板上层的铜铝合金21上,另一端烧结在硅芯片5上。
所述软质导线为银质线。
由于将绝缘板由氧化铍绝缘层改为三层结构的DBC,其中的绝缘层为氮化铝,它不仅具有优异的绝缘性能,而且无毒性,对人体不会产生任何伤害,DBC绝缘板上的铜铝合金不仅具有优良的导电传热性能,而且热膨胀系数小,当通入大电流受热后其变形量较小,同时具有优异的焊接性能;用若干条软质导线取代整体式铜片导体,能消除因绝缘板DBC受热后的变形量与硅芯片的变形量不一而拉损硅芯片的现象,两者间由软质导线来隔绝相互间的影响,这种结构的三相整流电力电子器件模块的能够承受的极限电流可达到2000A~3500A。
附图说明:
图1为三相整流电力电子器件模块的结构示意图;
图2为三相整流电路图;
图3为硅芯片的结构示意图;
图中:1-铜质散热板;2-绝缘板;3-电极片;4-保护层钼片;5-硅芯片;6-导体;
具体实施方式:
下面结合附图说明本实用新型的具体实施方式:
本实用新型所述的大电流三相整流电力电子器件模块,包括六只硅二极管,它们按三相整流电路连接而成,每个硅二极管由铜质散热板1、绝缘板2、电极片3、保护层钼片4、硅芯片5和导体6组成,硅芯片5、保护层钼片4、电极片3、绝缘板2、铜质散热板1之间均通过银锡烧结成一体,所述导体6为软质银丝导线,所述绝缘板2为DBC板,DBC板为铜铝合金、氮化铝、铜铝合金复合板材,它为三层复合结构,上、下层均为铜铝合金21,铜铝合金21既能导电又具有良好的可焊性,中间为氮化铝绝缘层22,硅芯片5和绝缘板4之间通过若干根软质银丝导线7相连,软质银丝导线7的一端烧结在绝缘板2的铜铝合金21上,另一端烧结在硅芯片5上。
在上例中,软质导线的材质也可用银合金。

Claims (2)

1、一种大电流三相整流电力电子器件模块,包括六只硅二极管,按三相整流电路连接而成,硅二极管由铜质散热板(1)、绝缘板(2)、电极片(3)、保护层钼片(4)、硅芯片(5)和导体(6)组成,硅芯片(5)、保护层钼片(4)、电极片(3)、绝缘板(2)、铜质散热板(1)之间均通过银锡烧结成一体,其特征是:所述导体(6)由若干根软质导线组成,所述绝缘板(2)为DBC板,DBC板为铜铝合金、氮化铝、铜铝合金复合板材,它为三层结构,上下层均为铜铝合金(21),中间为氮化铝绝缘层(22),硅芯片(5)和绝缘板(4)之间通过若干根软质导线(7)相连,软质导线(7)的一端烧结在DBC板上层的铜铝合金(21)上,另一端烧结在硅芯片(5)上。
2、根据权利要求1所述大电流三相整流电力电子器件模块,其特征是:软质导线(7)的材质为金属银或银合金。
CNU2005200704114U 2005-03-28 2005-03-28 大电流三相整流电力电子器件模块 Expired - Lifetime CN2789933Y (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNU2005200704114U CN2789933Y (zh) 2005-03-28 2005-03-28 大电流三相整流电力电子器件模块

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNU2005200704114U CN2789933Y (zh) 2005-03-28 2005-03-28 大电流三相整流电力电子器件模块

Publications (1)

Publication Number Publication Date
CN2789933Y true CN2789933Y (zh) 2006-06-21

Family

ID=36790268

Family Applications (1)

Application Number Title Priority Date Filing Date
CNU2005200704114U Expired - Lifetime CN2789933Y (zh) 2005-03-28 2005-03-28 大电流三相整流电力电子器件模块

Country Status (1)

Country Link
CN (1) CN2789933Y (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106933098A (zh) * 2017-02-24 2017-07-07 上海理工大学 基于形变平衡原理的平板型机械结构热变形补偿设计方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106933098A (zh) * 2017-02-24 2017-07-07 上海理工大学 基于形变平衡原理的平板型机械结构热变形补偿设计方法
CN106933098B (zh) * 2017-02-24 2019-10-01 上海理工大学 平板型机械结构热变形补偿系统设计方法

Similar Documents

Publication Publication Date Title
CN102664177B (zh) 一种双面冷却的功率半导体模块
CN102244066B (zh) 一种功率半导体模块
CN201438674U (zh) 充电机功率装置
US8354733B2 (en) IGBT power semiconductor package having a conductive clip
CN113851550A (zh) 一种太阳能电池串及其制备方法和应用
CN100499118C (zh) 大电流三相整流电力电子器件模块
CN202695428U (zh) 一种igbt功率模块
CN110071079A (zh) 一种功率器件封装结构及其方法
CN2789933Y (zh) 大电流三相整流电力电子器件模块
CN102163928A (zh) 超声波焊接机专用超大功率整流电力电子器件模块
CN201985771U (zh) 超声波焊接机专用超大功率整流电力电子器件模块
CN109672324A (zh) 一种复合叠层母排及其加工方法
CN102576705B (zh) 电路装置及其制造方法
CN108258076A (zh) 一种采用异形焊带的太阳能电池组件
CN204696102U (zh) 一种功率器件的散热安装结构
CN207425853U (zh) 一种esd器件串联电阻的电阻结构
CN209472560U (zh) 一种适用于内燃机车功率模块的分体复合母排
JP4427843B2 (ja) 電子部品およびその製造方法
CN207720087U (zh) 太阳能接线盒三分体光伏模块
CN111431480A (zh) 一种热伏发电芯片
CN210403712U (zh) 一种功率模块
CN213242558U (zh) 高可靠性二极管器件
CN216928573U (zh) 高倍反向电压二极管
CN109217690A (zh) 一种适用于内燃机车功率模块的分体复合母排
CN210123734U (zh) 一种叠瓦组件预制汇流条

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Effective date of abandoning: 20090610

AV01 Patent right actively abandoned

Effective date of abandoning: 20090610

C25 Abandonment of patent right or utility model to avoid double patenting