CN2591669Y - Direct-writing rigid disk data recording system - Google Patents
Direct-writing rigid disk data recording system Download PDFInfo
- Publication number
- CN2591669Y CN2591669Y CN 02288778 CN02288778U CN2591669Y CN 2591669 Y CN2591669 Y CN 2591669Y CN 02288778 CN02288778 CN 02288778 CN 02288778 U CN02288778 U CN 02288778U CN 2591669 Y CN2591669 Y CN 2591669Y
- Authority
- CN
- China
- Prior art keywords
- hard disk
- data
- fpga module
- buffer memory
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model relates to a data recording system of a direct-writing hard disk which aims at solving the problem that the existing data recording systems can not play the role of storage speed of the hard disk completely under the intervention of computers. The utility model is composed of a data collecting interface, an FPGA module, a command and parameter passing interface, a data buffer memory, and a hard disk. The FPGA module can realize deliberation of basic operation of reading, writing, detection of the hard disk, etc. The FPGA module can also directly realize the operation of the hard disk and is connected with the command and parameter passing interface, the data buffer memory, and the hard disk in double-way connection; the FPGA module is connected with output of the data collection interface; the data can be input in the hard disk and the data in the hard disk can be read under the control of the FPGA module; the data is in buffer memory by the data buffer memory, and then the data can be transferred to computers or other processing equipment through the command and parameter passing interface. The utility model not only increases the recording speed and lowers the cost, but also simultaneously enhances universality, scalability, maintainability, flexibility, application area of the system, complete exertion of the operating speed of the hard disk, and satisfaction of actual needs.
Description
Technical field
The utility model relates to a kind of digital data recording system, specifically is meant a kind of direct-write hard disk digital data recording system based on FPGA.
Background technology
The existing recorded system is based on the computer operating system mostly, such as " Real-Time Recording for Dynamic Digital Video " (" photoelectric project " 2000 the 3rd phases) and " based on the real-time image collection and the storage of high-speed bus " (the 2nd phase of " photoelectric project " calendar year 2001).Because the existence of operating system, in reading writing harddisk, need operations such as interrupt response, address translation, decoding, task scheduling, the read or write speed of hard disk can not be brought into play fully, if exist on the hard disk under the situation of fragment, then read or write speed more is restricted.
The utility model content
Technology of the present utility model is dealt with problems and is: at a kind of brand-new improvement that above-mentioned deficiency is carried out, purpose is to improve writing speed, reduces cost, and increases versatility, extensibility and maintainability.
Technical solution of the present utility model is: the direct-write hard disk digital data recording system, comprise data acquisition interface, order and parameter passing interface, Data Buffer Memory and hard disk, its characteristics are: comprise that also realization reads hard disk, write, the agreement of basic operations such as hard disk detection, and directly realize FPGA module (field programmable gate array) to the operation of hard disk, the FPGA module directly links to each other with hard disk is two-way by the hard disk line, the output of data acquisition interface is connected with the FPGA module, and on FPGA, data are correspondingly processed, Data Buffer Memory is connected with the FPGA module is two-way, read-write by FPGA module controls Data Buffer Memory, coordinate speed difference between hard disk recording and the data acquisition by data buffering, order and parameter passing interface are connected with the FPGA module is two-way, the FPGA module is by receiving order and the parameter that order and parameter passing interface pass over, the definite operation that will carry out, under the control of FPGA module, data are write hard disk, also can read the data in the hard disk, and with data by the Data Buffer Memory buffer memory, by order and parameter passing interface data are sent to computing machine or other treatment facilities then, use as handle afterwards.
According to actual needs, the FPGA module can be made up of one or more FPGA, and hard disk also can be that one or more hard disk is formed.
The beneficial effect that the utility model compared with prior art has is: owing to use the Programmable Technology of FPGA, the realization hard disk is directly write, each interface by the management of FPGA uniform dispatching, has so not only improved writing speed again simultaneously, has strengthened the dirigibility and the range of application of system simultaneously again.
Description of drawings
Fig. 1 is a structural principle block scheme of the present utility model;
Fig. 2 is the block scheme of embodiment;
Fig. 3 is the block scheme of another embodiment.
Embodiment
As shown in Figure 1, the utility model is by data acquisition interface 1, FPGA module 2, order and parameter passing interface 3, Data Buffer Memory 4 and hard disk 5 are formed, FPGA module 2 directly links to each other with hard disk 5 by the hard disk line, realization is read hard disk, write, the agreement of basic operations such as hard disk detection, and directly realize operation to hard disk 5, data acquisition interface 1 is connected with FPGA module 2, and on FPGA module 2, data are correspondingly processed, Data Buffer Memory 4 is connected with FPGA module 2, read-write by FPGA module 2 control data memory buffer 4, coordinate speed difference between hard disk recording and the data acquisition by data buffering, order and parameter passing interface 3 are connected with FPGA module 2, and FPGA module 2 is determined the operation that will carry out by receiving order and the parameter that order passes over.Total system writes hard disk with data under the control of FPGA module 2, also can read the data in the hard disk 5, and with data by Data Buffer Memory 4 buffer memorys, by order and parameter passing interface 3 data are sent to computing machine or other treatment facilities then, use as handle afterwards.
As shown in Figure 2, be another embodiment of the present utility model, it comprises two FPGA modules, be respectively FPGA module 2A and FPGA module 2B, when needs carry out write operation, data acquisition interface 1 links to each other with the data output of its anterior CCD image sensor, data acquisition interface 1 will have the function of digital-to-analog conversion if the CCD image sensor is output as analog video signal, the digital video signal of data acquisition interface 1 output enters FPGA module 2A, transmit write order and some concrete parameters that needs by order and parameter passing interface 3, for example performed task sequences etc. are given FPGA module 2A, FPGA module 2A comes to determine the operation that will carry out thus, FPGA module 2A will carry out suitable processing to the pictorial data that receives, be transferred to then among the FPGA module 2B, when in FPGA module 2A, receiving the order that sends by order and parameter passing interface 3 and parameter, also will order and parameter is done suitable conversion and sent FPGA module 2B to, FPGA module 2B is after receiving order and parameter, begin to carry out the operation of writing hard disk, wherein the pictorial data that sends by FPGA module 2A will be in Data Buffer Memory 4 buffer memory, read by FPGA module 2B then, send into hard disk 5 again, the write operation of hard disk 5 is realized by FPGA module 2B fully.
When carrying out read operation, data acquisition interface 1 is closed, transmit read command and some concrete parameters that needs for parameter passing interface 3 by order, for example performed task sequences etc. are given FPGA module 2A, FPGA module 2A comes to determine the operation that will carry out thus, order that while FPGA module 2A receives and parameter are done suitable conversion and are sent FPGA module 2B to, FPGA module 2B is after receiving order and parameter, begin to carry out the operation of reading hard disk 5, the data that FPGA module 2B will read from hard disk 5 write Data Buffer Memory 4, reinforming FPGA module 2A after writing completely reads data from Data Buffer Memory 4, though the operation of read data memory buffer 4 is carried out by FPGA module 2B, but read to allow signal to issue FPGA module 2B by FPGA module 2A, the data of reading can be given computing machine or other treatment facilities conduct processing usefulness afterwards by order and parameter passing interface 3.
As shown in Figure 3, be another embodiment of the present utility model, it comprises three FPGA modules, be respectively FPGA module 3A, FPGA module 3B and FPGA module 3C, its course of work and shown in Figure 2 basic identical, just the data that send FPGA module 3A to by data acquisition interface 1 will be given FPGA module 3B and FPGA module 3C by FPGA module 3A alternate allocation, FPGA module 3B and FPGA module 3C write hard disk 5A and hard disk 5B by Data Buffer Memory 4A and Data Buffer Memory 4B respectively with data under order and parameter control then, also data can be read from hard disk 5A and hard disk 5B and alternately give FPGA module 3A, and then give computing machine or the processing of other treatment facilities with data by order and parameter passing interface 3.
FPGA module described in the embodiment of the invention adopts the XC2S150PA208 chip of the SPARTANII series of U.S. Xilinx company.
Claims (4)
1, direct-write hard disk digital data recording system, comprise data acquisition interface, order and parameter passing interface, Data Buffer Memory and hard disk, it is characterized in that: also comprise the operation of realization basic agreements such as hard disk reading and writing, hard disk detections, and directly realize FPGA module (field programmable gate array) to the operation of hard disk, the FPGA module is connected with the output of data acquisition interface respectively with order and parameter passing interface, Data Buffer Memory and hard disk are two-way is connected.
2, direct-write hard disk digital data recording system according to claim 1 is characterized in that: described FPGA module is that one or more FPGA forms.
3, direct-write hard disk digital data recording system according to claim 1 and 2 is characterized in that: described FPGA module adopts the XC2S150PA208 chip of SPARTANII series.
4, direct-write hard disk digital data recording system according to claim 1 is characterized in that: described hard disk is that one or more hard disk is formed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 02288778 CN2591669Y (en) | 2002-12-09 | 2002-12-09 | Direct-writing rigid disk data recording system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 02288778 CN2591669Y (en) | 2002-12-09 | 2002-12-09 | Direct-writing rigid disk data recording system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2591669Y true CN2591669Y (en) | 2003-12-10 |
Family
ID=33748542
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 02288778 Expired - Fee Related CN2591669Y (en) | 2002-12-09 | 2002-12-09 | Direct-writing rigid disk data recording system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2591669Y (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103593315A (en) * | 2013-11-20 | 2014-02-19 | 中国船舶重工集团公司第七二四研究所 | Direct multi-hard-disk high-speed parallel reading and writing method based on FPGA |
CN105138469A (en) * | 2015-08-28 | 2015-12-09 | 北京腾凌科技有限公司 | Data reading and writing method and main board |
-
2002
- 2002-12-09 CN CN 02288778 patent/CN2591669Y/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103593315A (en) * | 2013-11-20 | 2014-02-19 | 中国船舶重工集团公司第七二四研究所 | Direct multi-hard-disk high-speed parallel reading and writing method based on FPGA |
CN105138469A (en) * | 2015-08-28 | 2015-12-09 | 北京腾凌科技有限公司 | Data reading and writing method and main board |
CN105138469B (en) * | 2015-08-28 | 2018-03-16 | 北京腾凌科技有限公司 | A kind of data read-write method and mainboard |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102694997A (en) | Design of general data collection and transmission board based on FPGA and camera link protocol-based interface | |
CN203812236U (en) | Data exchange system based on processor and field programmable gate array | |
CN1722810A (en) | A real-time acquisition system for digital camera | |
CN206564662U (en) | A kind of video quality detecting system | |
CN2591669Y (en) | Direct-writing rigid disk data recording system | |
CN201608779U (en) | Portable visible light CCD imaging system | |
CN202771495U (en) | Embedded intelligent traffic control toll terminal | |
CN202230480U (en) | High-speed signal collecting and data caching system based on field programmable gate array (FPGA) | |
CN104597802A (en) | Super-high sampling rate of reproducible data collection system | |
CN2845007Y (en) | High speed data collecting card | |
CN206136104U (en) | Image acquisition system based on CMOS image sensor | |
CN2886683Y (en) | SoC chip with multimedia and network processing function | |
CN1831938A (en) | Voice recording method and device for railway locomotive | |
CN109429043A (en) | The acquisition system and method for traffic sign video image based on FPGA | |
US6584538B2 (en) | Information processing system | |
CN203503009U (en) | High-speed graphic compression device | |
CN107911610A (en) | A kind of data handling system applied to image capture module | |
CN208922245U (en) | A kind of low power consumption data record and high-speed data transmission apparatus | |
CN2619310Y (en) | Solid disc module set with high speed data transmission | |
CN1841270A (en) | Interface for intelligent card simulative debugging system | |
CN1284064C (en) | Universal FIFO interface testing equipment and system | |
CN109579795A (en) | Big picture remote sensing images real time processing system for star loaded camera | |
CN101739338A (en) | Device and method for tracking processor address data | |
CN204537238U (en) | A kind of single SRAM based on FPGA realizes the circuit of table tennis algorithm | |
CN1897674A (en) | Large-capacity digital image non-loss recording realtime display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |