CN213213650U - Video access card and LED display controller - Google Patents

Video access card and LED display controller Download PDF

Info

Publication number
CN213213650U
CN213213650U CN202022065061.XU CN202022065061U CN213213650U CN 213213650 U CN213213650 U CN 213213650U CN 202022065061 U CN202022065061 U CN 202022065061U CN 213213650 U CN213213650 U CN 213213650U
Authority
CN
China
Prior art keywords
video
interface
differential data
electrically connected
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202022065061.XU
Other languages
Chinese (zh)
Inventor
苟超
梁伟
韦桂锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Novastar Electronic Technology Co Ltd
Original Assignee
Xian Novastar Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Novastar Electronic Technology Co Ltd filed Critical Xian Novastar Electronic Technology Co Ltd
Priority to CN202022065061.XU priority Critical patent/CN213213650U/en
Application granted granted Critical
Publication of CN213213650U publication Critical patent/CN213213650U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The embodiment of the utility model discloses video access card and LED display controller. The video access card includes, for example: at least one input video interface; the video processing chip is electrically connected with the at least one input video interface and supports display stream compression decoding, wherein the video processing chip is provided with a plurality of differential data channel groups, and each differential data channel group comprises a plurality of differential data channels; a plurality of video converter chips electrically connected to the plurality of differential data channel groups, respectively; and the output interface is electrically connected with the plurality of video converter chips. The embodiment of the utility model provides a can realize the direct access of 8K video source.

Description

Video access card and LED display controller
Technical Field
The utility model relates to a video processing and display control technical field especially relate to a video access card and a LED display controller.
Background
With the development of the display industry, the video resolution supported by the display device is higher and higher, in recent years, the 4K video source (typically 3840 × 2160@60Hz) has become completely popular, and in some high-end occasions, the 8K video source (typically 7680 × 4320@60Hz) also starts to come out completely.
For some large places such as Olympic games, exhibition and the like, scenes needing huge LED display screens are often needed, larger input sources are often needed, and currently, with the development of display industry, an 8K video source is expected to be popularized gradually. Due to the flexible splicing structure of the LED display screen, the resolution ratio of the LED display screen can be expanded without limit theoretically. At present, the industry can only input 4K video sources, and the user needs to cut the video sources by himself or herself to support larger resolution, for example, the 8K video sources are automatically cut into 4 discrete 4K sources and then sent to a sending card. That is to say, at present there is not a sending card that can directly support 8K input source in the LED display field, and in the occasion that wants to use 8K video source, it needs to use a plurality of 4K sending cards or a single sending card with 4K input source interfaces, and 8K video source display is completed by splicing together the video sources cut by the user. However, it brings about problems of inconvenience in operation and the like.
SUMMERY OF THE UTILITY MODEL
Accordingly, to overcome at least some of the disadvantages and shortcomings of the prior art, embodiments of the present invention provide a video access card and a LED display controller.
Specifically, the embodiment of the utility model provides a video access card includes: at least one input video interface; a video processing chip electrically connected to the at least one input video interface and supporting Display Stream Compression (DSC) decoding, wherein the video processing chip has a plurality of differential data channel groups, and each of the differential data channel groups includes a plurality of differential data channels; a plurality of video converter chips electrically connected to the plurality of differential data channel groups, respectively; and the output interface is electrically connected with the plurality of video converter chips.
The video access card of the embodiment can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, by configuring a video processing chip supporting display stream compression decoding, so that the video access card can be used as a daughter card of a sending card to complete direct access to the 8K video source.
In one embodiment of the present invention, the at least one input video interface comprises an HDMI2.1 interface; and/or the at least one input video interface comprises a DP1.4 interface, and the DP1.4 interface is electrically connected with the video processing chip through a DP 1.4-to-HDMI 2.1 chip.
In an embodiment of the utility model, the differential data channel group is Vbyone differential signal channel group, just Vbyone differential signal channel group includes a plurality of Vbyone differential signal channels.
In an embodiment of the present invention, each of the video converter chips is a VbyOne to HDMI2.0 chip or a VbyOne to DP1.2 chip.
The utility model discloses an in the embodiment, output interface is row needle/row female interface, perhaps output interface includes a plurality of output video interfaces, just a plurality of output video interfaces electricity respectively connect a plurality of video converter chips.
In an embodiment of the present invention, the input video interface supports inputting an 8K video source, and a resolution of the 8K video source is greater than or equal to 3300 ten thousand pixels; each of the input video interfaces includes a total number of differential data lanes and differential clock lanes that is less than a total number of the differential data lanes in the plurality of differential data lane groups.
Furthermore, the embodiment of the utility model provides a LED display controller, include: the video access card of any of the preceding embodiments; and the transmitting card is electrically connected with the output interface.
In the LED display controller of this embodiment, the video access card adopted by the LED display controller is configured with a video processing chip supporting compression decoding of the display stream, and can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, and then combined with a sending card as a daughter card of the sending card, so as to implement direct access of the LED display controller to the 8K video source.
In an embodiment of the present invention, the transmitting card includes a circuit board separate from the video access card and an input interface and a transmitting card logic circuit disposed on the circuit board, and the transmitting card logic circuit includes: an image processor, a controller and an output port; the input interface is electrically connected with the output interface of the video access card, the image processor is electrically connected between the input interface and the output port, the controller is electrically connected with the image processor and is a microcontroller or an embedded processor, the image processor comprises a programmable logic device or an application specific integrated circuit chip, and the output port is an optical port or a network port.
Additionally, the embodiment of the utility model provides a LED display controller, include: at least one input video interface, wherein each input video interface supports an input 8K video source, and the resolution of the 8K video source is greater than or equal to 3300 ten thousand pixels; the video processing chip is electrically connected with the at least one input video interface, and is provided with a plurality of differential data channel groups, and each differential data channel group comprises a plurality of differential data channels; a plurality of video converter chips electrically connected to the plurality of differential data channel groups, respectively; and a transmitting card logic circuit electrically connected to the plurality of video converter chips.
The LED display controller of this embodiment, which adopts an input video interface supporting an 8K video source and is matched with a video processing chip having 8K video source processing capability, can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, so as to implement direct access to the 8K video source.
In an embodiment of the present invention, the transmitting card logic circuit includes: an image processor, a controller and an output port; the image processor is electrically connected with the plurality of video converter chips, the controller is electrically connected with the image processor and is a microcontroller or an embedded processor, the image processor comprises a programmable logic device or an application specific integrated circuit chip, and the output port is electrically connected with the image processor and is an optical port or a network port; and each of the input video interfaces includes a total number of differential data lanes and differential clock lanes that is less than a total number of the differential data lanes in the plurality of differential data lane groups.
The above technical solution may have one or more of the following advantages: (a) the video access card of the embodiment can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, by configuring a video processing chip supporting display stream compression decoding, so that the video access card can be used as a daughter card of a sending card to complete direct access to the 8K video source; (b) in the LED display controller of this embodiment, the video access card adopted by the LED display controller is configured with a video processing chip supporting compression decoding of the display stream, and can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, and then combined with a sending card as a daughter card of the sending card, so as to implement direct access of the LED display controller to the 8K video source; (c) the LED display controller of this embodiment, which adopts an input video interface supporting an 8K video source and is matched with a video processing chip having 8K video source processing capability, can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, so as to implement direct access to the 8K video source.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a video access card according to an embodiment of the present invention.
Fig. 2A is a schematic diagram of a specific structure of the video access card shown in fig. 1.
FIG. 2B is a schematic diagram of the video processing chip shown in FIG. 2A cutting an image frame of an 8K video source.
Fig. 3A is a schematic diagram of another specific structure of the video access card shown in fig. 1.
FIG. 3B is a schematic diagram of another specific structure of the video access card shown in FIG. 1
Fig. 4 is a schematic structural diagram of an LED display controller according to an embodiment of the present invention.
FIG. 5 is a schematic diagram of the transmitting card logic circuit shown in FIG. 4.
Fig. 6 is a schematic structural diagram of another LED display controller according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative efforts belong to the protection scope of the present invention.
[ first embodiment ] A method for manufacturing a semiconductor device
Referring to fig. 1, a video access card 10 according to an embodiment of the present invention includes, for example, at least one input video interface 11, a video processing chip 13, a plurality of video converter chips 151-15n, and an output interface 17.
The at least one input video Interface 11 may be one or more digital video interfaces, such as an HDMI (High Definition Multimedia Interface) 2.1 Interface, a DP (short for display port) 1.4 Interface, and the like. The video processing chip 13 is electrically connected to the at least one input video interface 11 and supports Display Stream Compression (DSC) decoding, and has a plurality of differential data channel sets, and each of the differential data channel sets includes a plurality of differential data channels (Lane). The plurality of video converter chips 151-15n are electrically connected to the plurality of differential data channel groups, respectively. The output interface 17 is electrically connected to the plurality of video converter chips 151-15n, which may be pin header/pin header interfaces; alternatively, the output interface 17 may be a plurality of video interfaces, such as HDMI2.0 interface or DP1.2 interface, and the plurality of video interfaces are electrically connected to the plurality of video converter chips 151-15n, respectively.
The video access card 10 of this embodiment supports the video processing chip 13 of the Display Stream Compression (DSC) decoding by configuration, and it can directly access the video source with ultrahigh resolution, for example, the 8K video source with resolution greater than or equal to 3300 ten thousand pixels, so as to be able to complete the direct access of the 8K video source as the daughter card of the sending card (or called system controller) for controlling the LED display screen, where the 8K video source is, for example, 7680 × 4320 resolution video source, even 8192 × 4320 resolution video source, which is not limited by this embodiment of the present invention.
To facilitate a clearer understanding of the video access card 10 of the present embodiment, two specific embodiments will be described in detail below with reference to fig. 2A-2B and fig. 3A.
[ detailed description of the invention ] A
Referring to fig. 2A, the video access card 10 uses an HDMI2.1 interface as an example of the input video interface 11, while the HDMI2.1 interface typically includes three TMDS (Transition Minimized Differential Signaling) data channels and one TMDS clock channel, i.e. the total number of Differential data channels and Differential clock channels is four, the video processing chip 13 is electrically connected to the HDMI2.1 interface and includes 32 Differential data channels Lane0 to Lane31, the 32 Differential data channels Lane0 to Lane31 are divided into four Differential data channel groups, which are respectively a Differential data channel group Lane0 to Lane7, a Differential data channel group Lane8 to Lane15, a Differential data channel group Lane16 to Lane23, and a Differential data channel group Lane24 to Lane31, the video access card 10 uses four vbone-to-2.0 chips as examples of the multiple video converters 151-151, and the four Differential data channel groups vbe 0 to vbe 0 are electrically connected, respectively, The differential data channel groups Lane8 to Lane15, the differential data channel groups Lane16 to Lane23, and the differential data channel groups Lane24 to Lane 31. In addition, it can be known that the total number of the differential data channels and the differential clock channels included in the HDMI2.1 interface is smaller than the total number of the differential data channels Lane0 to Lane31 in the four differential data channel groups, for example, a multiple of 1: 8. Furthermore, a differential data lane is typically comprised of a pair of differential signal lines.
As described above, the video processing chip 13 can directly convert the HDMI2.1 video source signal input via the HDMI2.1 interface into VbyOne differential signal, and output 32Lane differential, and each 8 lanes constitute a video source (or called 4K video source) signal with resolution of 3840 × 2160 (or 4096 × 2160), so that the output of 8K video source images can be completed based on the existing 4K transmitting card. More specifically, the video processing chip 13 converts the 8K video source input via the HDMI2.1 interface into a VbyOne differential signal of 32Lane, and outputs the VbyOne differential signal of 32Lane, each 8Lane constitutes a 4K video source, and then converts the VbyOne differential signal of each 8Lane into an HDMI2.0 video source signal via the VbyOne-to-HDMI 2.0 chip. Thus the existing 4K transmitter card can be parsed. As for the HDMI2.1 image data of 8K, 4 VbyOne differential signals of 4K are analyzed, and the image area thereof is shown in fig. 2B, for example. It should be noted that, if a 2K transmission card is used as the backend, the VbyOne differential signal of 32Lane may be divided into 4 lanes to form a 2K video source (with a resolution of 1920 × 1080 or 2048 × 1080, for example).
[ second embodiment ] A
Referring to fig. 3A, the video access card 10 adopts a DP1.4 interface as an example of the input video interface 11, the video processing chip 13 is electrically connected to the DP1.4 interface through a DP1.4 to HDMI2.1 chip and includes 32 differential data channels Lane0 to Lane31, and the 32 differential data channels Lane0 to Lane31 are divided into four differential data channel groups, which are respectively: the data channel groups include differential data channel groups Lane 0-Lane 7, differential data channel groups Lane 8-Lane 15, differential data channel groups Lane 16-Lane 23, and differential data channel groups Lane 24-Lane 31. The video access card 10 adopts four VbyOne-to-HDMI 2.0 chips as an example of the plurality of video converter chips 151-15n, and the four VbyOne-to-HDMI 2.0 chips are electrically connected to the differential data channel groups Lane 0-Lane 7, the differential data channel groups Lane 8-Lane 15, the differential data channel groups Lane 16-Lane 23, and the differential data channel groups Lane 24-Lane 31, respectively.
In addition, it is understood that, in other embodiments, if the backend transmitting card input interface supports the DP1.2 interface, the VbyOne-to-HDMI 2.0 chip may be replaced with a VbyOne-to-DP 1.2 chip, but the embodiment of the present invention is not limited thereto.
In addition, it should be noted that, in other embodiments, the video access card 10 may also be configured with an HDMI2.1 interface and a DP1.4 interface at the same time, and even based on the interface design of the video processing chip 13, the DP1.4 interface may be directly connected to the video processing chip 13, and the DP 1.4-to-HDMI 2.1 chip (for example, as shown in fig. 3B) is omitted, except that the video processing chip 13 directly supports the DP1.4 interface. Of course, it is understood that the number of the video access cards 10 is not limited to one, and may be multiple, so that multiple 8K video sources can be accessed and processed simultaneously.
[ second embodiment ]
Referring to fig. 4, an embodiment of the present invention provides an LED display controller 400, for example, including: a video access card 10 and a sending card 40.
The structure and the operation principle of the video input card 10 can refer to the related description of the first embodiment, and therefore are not described herein again.
The transmitting card 40 is electrically connected to the output interface 17 of the video input card 10. Specifically, the transmitting card 40 includes a circuit board 41 separate from the video access card 10, and an input interface 43 and a transmitting card logic circuit 45 provided on the circuit board 41. When the output interface 17 of the video input card 10 is a pin/socket interface, the input interface 43 may be a socket/pin interface, so that the sending card 40 and the video access card 10 may be inserted and fixed to each other through the input interface 43 and the output interface 17 to form an electrical connection; alternatively, when the output interface 17 of the video input card 10 is a plurality of output video interfaces, such as four HDMI2.0 interfaces (or four DP1.2 interfaces), the input interface 43 may also be four HDMI2.0 interfaces (or four DP1.2 interfaces), so that the transmitting card 40 and the video access card 10 can be electrically connected through a standard data line.
More specifically, referring to fig. 5, the transmitting card logic circuit 45 includes, for example: an image processor 451, a controller 453, and an output port 455. Wherein the image processor 451 is electrically connected between the input interface 43 and the output port 455; the controller 453 is electrically connected to the image processor 451 and is, for example, a Microcontroller (MCU) or an embedded processor such as an ARM processor; the image processor 451 includes, for example, a programmable logic device (such as an FPGA) or an Application Specific Integrated Circuits (ASIC) chip; the output port 455 is, for example, an optical port or a network port, so that the output port 455 can be electrically connected to an LED display screen equipped with a receiving card (or a scan card or a module controller) through an optical fiber or a network cable.
In the LED display controller 400 of this embodiment, the video access card 10 adopted by the LED display controller can directly access an ultrahigh resolution video source, for example, an 8K video source with a resolution greater than or equal to 3300 ten thousand pixels, by configuring the video processing chip 13, and then be combined with the sending card 40 as a daughter card of the sending card 40, so as to implement direct access of the LED display controller 400 to the 8K video source.
[ third embodiment ]
Referring to fig. 6, an embodiment of the present invention provides an LED display controller 600, for example, including: at least one input video interface 11, a video processing chip 13, a plurality of video converter chips 151-15n, and a transmitting card logic circuit 45.
As for the specific structures and functions of the at least one input video interface 11, the video processing chip 13 and the plurality of video converter chips 151-15n, reference may be made to the related description of the foregoing first embodiment, which is not repeated herein; for the specific structure and function of the transmitting card logic circuit 45, reference may be made to the detailed description related to fig. 5 in the foregoing second embodiment, which is not repeated herein.
The LED display controller 600 of the present embodiment is mainly different from the LED display controller 400 of the second embodiment in that: the sending card logic circuit 45 of the sending card 40 and the circuit elements of the video input card 10 except the output interface 17 are integrated on the same circuit board, so that the integration level of the LED display controller 600 can be improved.
The LED display controller 600 of this embodiment, which adopts the input video interface 11 supporting the 8K video source and is matched with the video processing chip 13 having the processing capability of the 8K video source, can be directly accessed to a video source with ultrahigh resolution, for example, an 8K video source with resolution greater than or equal to 3300 ten thousand pixels, so as to implement direct access to the 8K video source.
In addition, it should be understood that the foregoing embodiments are only exemplary illustrations of the present invention, and the technical solutions of the embodiments can be arbitrarily combined and collocated without conflicting technical features and structures and without violating the purpose of the present invention.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the present invention in its corresponding aspects.

Claims (10)

1. A video access card, comprising:
at least one input video interface;
the video processing chip is electrically connected with the at least one input video interface and supports display stream compression decoding, wherein the video processing chip is provided with a plurality of differential data channel groups, and each differential data channel group comprises a plurality of differential data channels;
a plurality of video converter chips electrically connected to the plurality of differential data channel groups, respectively; and
and the output interface is electrically connected with the plurality of video converter chips.
2. The video access card of claim 1, wherein the at least one input video interface comprises an HDMI2.1 interface; and/or the at least one input video interface comprises a DP1.4 interface, and the DP1.4 interface is electrically connected with the video processing chip through a DP 1.4-to-HDMI 2.1 chip.
3. The video access card of claim 1, wherein the set of differential data channels is a set of VbyOne differential signal channels, and the set of VbyOne differential signal channels includes a plurality of VbyOne differential signal channels.
4. The video access card of claim 1, wherein each of the video converter chips is a VbyOne to HDMI2.0 chip or a VbyOne to DP1.2 chip.
5. The video access card of claim 1, wherein the output interface is a pin/socket interface, or the output interface comprises a plurality of output video interfaces, and the plurality of output video interfaces are respectively electrically connected to the plurality of video converter chips.
6. The video access card of claim 1, wherein the input video interface supports an input 8K video source, and the resolution of the 8K video source is greater than or equal to 3300 ten thousand pixels; each of the input video interfaces includes a total number of differential data lanes and differential clock lanes that is less than a total number of the differential data lanes in the plurality of differential data lane groups.
7. An LED display controller, comprising:
the video access card of any one of claims 1 to 6; and
and the transmitting card is electrically connected with the output interface.
8. The LED display controller of claim 7, wherein the transmitter card comprises a circuit board separate from the video access card and an input interface and transmitter card logic disposed on the circuit board, and the transmitter card logic comprises: an image processor, a controller and an output port; the input interface is electrically connected with the output interface of the video access card, the image processor is electrically connected between the input interface and the output port, the controller is electrically connected with the image processor and is a microcontroller or an embedded processor, the image processor comprises a programmable logic device or an application specific integrated circuit chip, and the output port is an optical port or a network port.
9. An LED display controller, comprising:
at least one input video interface, wherein each input video interface supports an input 8K video source, and the resolution of the 8K video source is greater than or equal to 3300 ten thousand pixels;
the video processing chip is electrically connected with the at least one input video interface, and is provided with a plurality of differential data channel groups, and each differential data channel group comprises a plurality of differential data channels;
a plurality of video converter chips electrically connected to the plurality of differential data channel groups, respectively; and
and the transmitting card logic circuit is electrically connected with the plurality of video converter chips.
10. The LED display controller of claim 9, wherein the transmit card logic circuit comprises: an image processor, a controller and an output port; the image processor is electrically connected with the plurality of video converter chips, the controller is electrically connected with the image processor and is a microcontroller or an embedded processor, the image processor comprises a programmable logic device or an application specific integrated circuit chip, and the output port is electrically connected with the image processor and is an optical port or a network port; and each of the input video interfaces includes a total number of differential data lanes and differential clock lanes that is less than a total number of the differential data lanes in the plurality of differential data lane groups.
CN202022065061.XU 2020-09-18 2020-09-18 Video access card and LED display controller Active CN213213650U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202022065061.XU CN213213650U (en) 2020-09-18 2020-09-18 Video access card and LED display controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202022065061.XU CN213213650U (en) 2020-09-18 2020-09-18 Video access card and LED display controller

Publications (1)

Publication Number Publication Date
CN213213650U true CN213213650U (en) 2021-05-14

Family

ID=75821703

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202022065061.XU Active CN213213650U (en) 2020-09-18 2020-09-18 Video access card and LED display controller

Country Status (1)

Country Link
CN (1) CN213213650U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113573111A (en) * 2021-07-15 2021-10-29 康佳集团股份有限公司 8K ultra-high-definition video conversion point screen system and method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113573111A (en) * 2021-07-15 2021-10-29 康佳集团股份有限公司 8K ultra-high-definition video conversion point screen system and method
CN113573111B (en) * 2021-07-15 2024-05-17 康佳集团股份有限公司 8K ultra-high definition video conversion screen pointing system and screen pointing method

Similar Documents

Publication Publication Date Title
EP0778516B1 (en) Hardware independent display device interface
TWI712942B (en) Apparatus and method for switching and converting video signals
CN106993150B (en) Video image processing system and method compatible with ultra-high definition video input
CN105721795A (en) Video matrix stitching device and switching bottom plate thereof
CN108107975B (en) Portable docking station
CN112445445A (en) Screen configuration method and device, system controller and LED display
US20240028289A1 (en) Millimeter-wave communication chip, display device, and method
CN211019016U (en) Video processing apparatus
CN213213650U (en) Video access card and LED display controller
CN211019067U (en) Data exchange device, display control system, and display system
CN218866471U (en) Multifunctional chip circuit based on CPU
CN210223511U (en) Display driving board
CN111277726A (en) Video processing apparatus
CN212278336U (en) Backboard and video processing equipment
CN212086326U (en) LED television controller and LED television
CN213213651U (en) Video processor
CN111447377B (en) Multimedia signal conversion device
CN212379781U (en) Display all-in-one machine based on computing card
CN209560528U (en) interface compatible device and display panel
CN217933125U (en) LED sending card device with cascaded HDMI
CN220821063U (en) Signal compatible circuit, signal compatible system and electronic equipment
CN212659292U (en) Display screen controller and display control system
CN219642228U (en) Display and multi-screen display system
CN221807055U (en) CVBS output test board and test system
CN219916334U (en) Computer motherboard based on Feiteng processor

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant