CN111277726A - Video processing apparatus - Google Patents
Video processing apparatus Download PDFInfo
- Publication number
- CN111277726A CN111277726A CN201811479302.6A CN201811479302A CN111277726A CN 111277726 A CN111277726 A CN 111277726A CN 201811479302 A CN201811479302 A CN 201811479302A CN 111277726 A CN111277726 A CN 111277726A
- Authority
- CN
- China
- Prior art keywords
- data
- video
- image
- module
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/265—Mixing
Abstract
The invention discloses a video processing device, comprising: the video processing module and the sending card module are connected through a printed circuit board in a wiring mode. The video processing module receives video source data, performs image processing on the video source data to obtain processed data, and sends the processed data to the sending card module through printed circuit board wiring in a serial transmission mode; the sending card module receives the processed data sent by the video processing module, analyzes the received processed data to obtain analyzed image data, splices the analyzed image data to obtain spliced image data, and packages and outputs the spliced image data. According to the embodiment of the invention, the sending card module is arranged independently of the video processing module and is used for outputting the processing result of the video processing module, and serial communication is adopted between the sending card module and the video processing module as a data interaction mode, so that the sending performance of video data can be improved while the high-definition video processing performance is ensured.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to a video processing apparatus.
Background
In the technical field of LED display control, a video processor performs video processing such as scaling, layer creation, superposition display and the like on an input video source, transmits the video processed video to a sending card through a video interface, transmits image data to a receiving card through the sending card, and drives an LED screen to complete display through the receiving card.
With the development of the technology, more and more video processors integrate the functions of the sending card in the same chip so as to achieve the purposes of compact structure and simple and convenient installation. However, after the function of the sending card is integrated, as the requirement of the high-definition video source for the video processing capability is gradually increased, the existing video processor needs to occupy more and more system resources, which makes it difficult to balance the relationship between the video processing performance and the video sending performance, and affects the working efficiency of the video processor.
Disclosure of Invention
Embodiments of the present invention provide a video processing apparatus, which can improve sending performance of video data while ensuring high-definition video processing performance, so as to improve working efficiency of video processing.
Specifically, an embodiment of the present invention provides a video processing apparatus, including: the video processing module is connected with the sending card module through a printed circuit board in a wiring way; the video processing module is used for receiving video source data, performing image processing on the received video source data to obtain processed data, and sending the processed data to the sending card module through the printed circuit board in a serial transmission mode; and the sending card module is used for receiving the processed data sent by the video processing module, analyzing the received processed data to obtain analyzed image data, splicing the analyzed image data to obtain spliced image data, and packaging and outputting the spliced image data.
In one embodiment of the invention, the video processing module comprises a first image processing module and a second image processing module. The first image processing module comprises a first data receiving unit, a first data processing unit and a first serial transceiver group, wherein the first data receiving unit is used for receiving part of video source data in the video source data, the first data processing unit is connected with the first data receiving unit and is used for carrying out image processing on the part of the video source data in the video source data to obtain first processed data, and the first serial transceiver group is connected with the first data processing unit; the second image processing module comprises a second data receiving unit, a second data processing unit and a second serial transceiver group, the second data receiving unit is used for receiving part of video source data in the video source data, the second data processing unit is connected with the second data receiving unit and is used for carrying out image processing on part of the video source data in the video source data to obtain second processed data, and the second serial transceiver group is connected with the second data processing unit. The sending card module comprises a third serial transceiver group, an image analysis unit, an image splicing unit and a network output unit, the third serial transceiver group is connected with the first serial transceiver group and the second serial transceiver group to form a first serial transmission channel and a second serial transmission channel for transmitting the first processed data and the second processed data respectively, the image analysis unit is connected with the third serial transceiver group and is used for analyzing the first processed data and/or the second processed data to obtain analyzed image data, the image splicing unit is connected with the image analysis unit and is used for splicing the analyzed image data to obtain spliced image data, and the network output unit is connected with the image splicing unit and is used for outputting the spliced image data after network protocol packaging and packaging.
In one embodiment of the present invention, the video processing apparatus further includes: first video encoder, second video encoder, first video output interface and second video output interface and signal distributor, first video encoder with second video encoder connects respectively first image processing module is in order to be used for right data encode turn into differential signal as the output after first processing, signal distributor's input is connected second video encoder, signal distributor's first output is connected first video output interface, signal distributor's second output is connected second video output interface, just first video output interface connection first video encoder.
In one embodiment of the invention, the first serial transceiver group comprises one or more serializer/deserializer transceivers.
In one embodiment of the present invention, the video processing apparatus further comprises a microcontroller connected to the first image processing module, the second image processing module and the transmitting card module.
In an embodiment of the present invention, the first image processing module further includes a fourth serial transceiver group, and the second image processing module further includes a fifth serial transceiver group, where the fifth serial transceiver group is connected to the fourth serial transceiver group to form a serial transmission channel for video data interaction between the first image processing module and the second image processing module.
In an embodiment of the present invention, the video processing apparatus further includes an optical module, and the optical module is connected to the network output unit.
In an embodiment of the present invention, the optical modules are multiplexed and include a main control optical module and a backup optical module, and the main control optical module and the backup optical module are respectively connected to the network output unit of the transmitting card module.
In one embodiment of the present invention, the transmitting card module further includes: the pre-monitoring processing unit is connected with the image splicing unit and the second image processing module; the video processing device also comprises a third video encoder and a pre-monitoring interface, wherein the pre-monitoring interface is connected with the second image processing module through the third video encoder; the pre-monitoring processing unit is used for converting the spliced image data into a pre-monitoring frequency signal, transmitting the pre-monitoring frequency signal to the second image processing module, transmitting the pre-monitoring frequency signal to the third video encoder by the second image processing module for video encoding, and outputting the pre-monitoring frequency signal to the pre-monitoring interface.
In one embodiment of the present invention, the video processing apparatus further includes: the digital video loop output interface is connected with the sending card module through the fourth video encoder.
In one embodiment of the present invention, the first image processing module includes a first programmable logic device, and the first data receiving unit, the first data processing unit, and the first serial transceiver group are integrated in the first programmable logic device; the second image processing module comprises a second programmable logic device, and the second data receiving unit, the second data processing unit and the second serial transceiver group are integrated in the second programmable logic device; the transmitting card module comprises a third programmable logic device, and the third serial transceiver group, the image analysis unit, the image splicing unit and the network output unit are integrated in the third programmable logic device; and the microcontroller is respectively connected with the first programmable logic device, the second programmable logic device and the third programmable logic device.
On the other hand, an embodiment of the present invention provides a video processing apparatus, including: the first programmable logic device is used for receiving video source data, performing image processing on the received video source data to obtain first processed data, and sending the first processed data in a serial transmission mode; the second programmable logic device is used for receiving video source data, performing image processing on the received video source data to obtain second processed data, and sending the second processed data in a serial transmission mode; and the third programmable logic device is connected with the first programmable logic device and the second programmable logic device through printed circuit board routing and is used for receiving the first processed data and the second processed data through the printed circuit board routing, analyzing the first processed data and/or the second processed data to obtain analyzed image data, splicing the analyzed image data to obtain spliced image data, and outputting the spliced image data after data packaging and packaging.
The above technical solution may have one or more of the following advantages: the video processing device is provided with the sending card module independent of the video processing module for outputting an image processing result of the video processing module to the rear-end display receiving equipment, the sending card module is connected with the video processing module through the PCB wiring, and carries out data interaction through serial communication, for example, a serial transmission channel formed by a serial transceiver group is adopted as an interaction mode of data, so that the sending performance of video data can be improved while the high-definition video processing performance is ensured, and the working efficiency of the video processing device is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1A is a schematic structural diagram of a video processing apparatus according to a first embodiment of the invention.
Fig. 1B is a schematic diagram of a specific structure of the video processing apparatus shown in fig. 1.
Fig. 2 is a schematic structural diagram of a video processing apparatus according to a second embodiment of the present invention.
Fig. 3 is a schematic structural diagram of a video processing apparatus according to a third embodiment of the present invention.
Fig. 4 is a schematic structural diagram of a display system according to a fourth embodiment of the invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 1A is a schematic structural diagram of a video processing apparatus 100 according to a first embodiment of the present invention. As shown in fig. 1A, the video processing apparatus 100 includes a video processing module 10 and a card sending module 13, wherein the video processing module 10 and the card sending module 13 are electrically connected by PCB (Printed Circuit Board) traces, and the video processing module 10 and the card sending module 13 perform serial communication via the PCB traces to realize data interaction.
Specifically, the video processing module 10 is configured to receive video source data (e.g., data of multiple video sources), perform image processing on the received video source data to obtain processed data, and send the processed data to the card sending module 13 in a serial transmission manner. The transmitting card module 13 is configured to receive processed data transmitted by the video processing module 10 in a serial communication manner through the PCB trace, analyze the received processed data to obtain analyzed image data, splice the analyzed image data to obtain spliced image data, and package and output the spliced image data.
To sum up, the video processing apparatus 100 according to the first embodiment of the present invention is provided with a sending card module independent from the video processing module, and is configured to output an image processing result of the video processing module for receiving and displaying by a back-end device, and the sending card module and the video processing module are based on PCB routing and adopt serial communication as an interaction mode of data, so that the sending performance of video data can be improved while the high-definition video processing performance is ensured, and the working efficiency of the video processing apparatus is improved.
Referring to fig. 1B, a specific structure of the video processing apparatus 100 shown in fig. 1A is shown. The video processing apparatus 100 includes a video processing module 10 and a transmitting card module 13, and the video processing module 10 includes a first image processing module 11 and a second image processing module 12.
Specifically, the first image processing module 11 includes a first data receiving unit 111, a first data processing unit 112, and a first serial transceiver group 113, the first data processing unit 112 is connected to the first data receiving unit 111, and the first serial transceiver group 113 is connected to the first data processing unit 112. The second image processing module 12 includes a second data receiving unit 121, a second data processing unit 122, and a second serial transceiver group 123, the second data processing unit 122 is connected to the second data receiving unit 121, and the second serial transceiver group 123 is connected to the second data processing unit 122. The video processing apparatus 100 in this embodiment may include at least two image processing modules, which are configured to receive video source data, perform image processing on the video source data, obtain image data, and send the image data to the transmitting card module 13 (for example, send the image data to the transmitting card module in a SerDes differential signal format) through a plurality of serial transmission channels (one serial transmission channel is formed by two serial transceivers). For convenience of description, the embodiment only describes the case where the video processing module 10 of the video processing apparatus 100 includes two image processing modules, and the case where the video processing module 10 includes a single image processing module or more than two image processing modules also falls within the protection scope of the present invention.
Taking the image processing module 11 as an example, the built-in data receiving unit 111 is configured to receive video source data from an upper computer or other video sources and send the video source data to the data processing unit 112 for image processing. The image processing performed by the data processing unit 112 is selected from, for example: image frame rate conversion, image scaling (i.e., reduction and enlargement), image quality adjustment, color space conversion, brightness contrast tone adjustment, implementation and overlay display of multiple picture-in-picture (PIP), and output image resolution adjustment, etc.
As described above, the transmitting card module 13 in this embodiment includes the third serial transceiver group 131, the image analysis unit 132, the image stitching unit 133, and the network output unit 134. The third serial transceiver group 131 is used for connecting the first serial transceiver group 113 and the second serial transceiver group 123; the image analysis unit 132 is connected to the third serial transceiver group 131, and is configured to analyze the processed data from the first image processing module 11 and the second image processing module 12, where the processed data includes, for example, synchronization information and pixel information; the image stitching unit 133 is connected to the image parsing unit 132, and is configured to cache the parsed image data after stitching; and then the network output unit 134 performs network protocol packaging processing on the spliced image data and sends the image data to a rear-end display receiving device.
It should be noted that each serial transceiver group may include one or more serial transceivers, for example, the first serial transceiver group 113 includes m (m is greater than or equal to 1) serial transceivers, the second serial transceiver group 123 includes n (n is greater than or equal to 1) serial transceivers, and the third serial transceiver group 131 includes k (k is m + n) serial transceivers; that is, the data transmission is performed between the first image processing module 11 and the sending card module 13 through m serial transmission channels, and the data transmission is performed between the second image processing module 12 and the sending card module 13 through n serial transmission channels. The serial transceiver is, for example, a SERDES (SERializer/DESerializer) transceiver, and adopts a time division multiplexing, point-to-point serial communication technology, which can fully utilize the channel capacity of a transmission medium, reduce the number of required transmission channels and device pins, increase the transmission speed of signals, and thus greatly reduce the communication cost.
In summary, in the present embodiment, by disposing a plurality of image processing modules, such as 11 and 12, in the video processing module 10, the video processing capability of the entire video processing apparatus 100 can be greatly improved, the number of video sources connected to the video processing apparatus can be increased, and the video output capability can be increased, so as to further improve the working efficiency of the video processing apparatus.
As shown in fig. 2, a video processing apparatus 100 according to a second embodiment of the present invention is provided, based on the previous embodiment, the video processing apparatus 100 further includes a first video encoder 14a, a second video encoder 14b, a first video output interface 15a, a second video output interface 15b, a signal distributor 16, and a microcontroller 110. The first video encoder 14a and the second video encoder 14b are respectively connected to the first image processing module 11, the input end of the signal distributor 16 is connected to the second video encoder 14b, the first output end of the signal distributor 16 is connected to the first video output interface 15a, the second output end of the signal distributor 16 is connected to the second video output interface 15b, the first video output interface 15a is connected to the first video encoder 14a, and the microcontroller 110 is respectively connected (for example, connected by using an FSMC bus and a CFG bus) to the first image processing module 11, the second image processing module 12, and the card sending module 13. The microcontroller 110 in this embodiment is, for example, an STM32F4 series Microcontroller (MCU), and is mainly responsible for managing functions of program loading, human-computer interaction, instruction control, and the like of a hardware platform of the entire video processing apparatus 100. The microcontroller 110 can read data stored in SDRAM (Synchronous Dynamic random access Memory) and EMMC (multimedia Card) to issue a control command, and a user can input the control command to the microcontroller 110 through a keyboard and see an execution result through a display device connected to the microcontroller 110, and the microcontroller 110 can access data through a data input interface such as USB or ethernet.
In addition, in the embodiment, the first image processing module 11 and the second image processing module 12 can output video data in a standard format through respective video output interfaces, and certainly, the video data output by the first image processing module 11 or the second image processing module 12 can be analyzed and processed by a sending card configured at the rear end, and then transmitted to a receiving card to drive a display device to display an image. For simplicity of description, the present embodiment only describes the video output of the first image processing module 11, but it is also possible that the second image processing module 12 is connected to the above elements to realize video output.
Specifically, the image data after the image processing by the first image processing module 11 is sent to (for example, sent to in a TTL signal format) an input end of the first video encoder 14a, so as to be converted into a first differential signal by the first video encoder 14a and then transmitted to the first video output interface 15 a. The first Differential signal is, for example, a TMDS (transition modulated Differential signal), which is also called a transmission minimized Differential signal, and means that original signal data is converted into 10 bits by an exclusive or and an exclusive or, and the converted data is transmitted in a Differential transmission manner, so that the TMDS signal has less electromagnetic interference to a transmission line, and the transmission speed and reliability are good. Namely, a single-channel data transmission is formed by the first image processing module 11, the first video encoder 14a and the first video output interface 15 a; meanwhile, the input end of the second video encoder 14b is also connected to the first image processing module 11 to receive the image data after image processing, and then the image data is converted into a second differential signal by the second video encoder 14b and transmitted to the signal distributor 16.
The signal distributor 16 in this embodiment is mainly used to selectively distribute the second differential signal to realize switching of the video processing apparatus 100 from the single-channel data transmission function to the dual-channel data transmission function. Specifically, the input terminal of the signal distributor 16 is connected to the output terminal of the second video encoder 14b, and the signal distributor 16 includes two output terminals (not shown), wherein the first output terminal is connected to the first video output interface 15a, and the second output terminal is connected to the second video output interface 15 b. When the video processing apparatus 100 selects the single-channel data transmission function, the first output terminal of the signal distributor 16 is closed and the second output terminal is opened, and the second differential signal converted by the second video encoder 14b is transmitted to the second video output interface 15b through the signal distributor 16 to form another single-channel data transmission, that is, the video processing apparatus 100 has two single-channel data transmission functions at this time; when the video processing apparatus 100 selects the dual channel data transmission function, the first output terminal of the signal distributor 16 is opened and the second output terminal is closed, the second differential signal converted by the second video encoder 14b is transmitted to the first video output interface 15a through the signal distributor 16, and the video processing apparatus 100 has the dual channel data transmission function at the first video output interface 15a at this time in combination with the first differential signal sent by the first video encoder 14 a. Of course, the first video output interface 15a and the second video output interface 15b in this embodiment are interchangeable, and do not affect the switching of the single-channel mode and the dual-channel mode of the video processing apparatus 100. The first video encoder 14a and the second video encoder 14b of the present embodiment use, for example, Sil7172 chips, and the signal distributor 16 uses, for example, PI3HDX412 chips.
In addition, the first video output interface 15a in this embodiment is a dual link video connector, and is mainly used for dual link data transmission; the second video output interface 15b is a single link video connector, and is mainly used for single link data transmission. Meanwhile, the first video output interface 15a and the second video output interface 15b are each a single physical interface connector, such as a DVI connector. Taking the DVI connector as an example, the first video encoder 14a or the second video encoder 14b may convert the image data into 3 pairs of TMDS signals and 1 pair of clock signals, wherein the first video encoder 14a sequentially connects the 3 pairs of TMDS signals to 3 pairs of pins of the first video output interface 15 a; the 3 pairs of TMDS signals from the second video encoder 14b are sequentially connected to the other three pairs of pins of the first video output interface 15a via the first output terminal of the signal distributor 16; meanwhile, the 3 pairs of TMDS signals transmitted by the second video encoder 14b may also be sequentially connected to the three pairs of pins of the second video output interface 15b via the second output terminal of the signal distributor 16.
In the embodiment, two single-channel data transmission is formed by arranging two video encoders and two corresponding output connectors; and a signal distributor 16 is arranged between one of the video encoders and the output connector, so that the two video encoders are connected with one output connector to form a double-channel data transmission. The first image processing module 11 and/or the second image processing module 12 can be flexibly switched to a single/double-channel video transmission interface according to actual conditions, so that the environmental adaptability is enhanced, and the complexity of system connection is reduced.
Furthermore, the image processing modules 11 and 12 in the video processing apparatus 100 in the present embodiment can also perform interactive processing of video data through a serial transmission channel. The fourth serial transceiver group 114 is arranged in the first image processing module 11, the fifth serial transceiver group 124 is arranged in the second image processing module 12, and the fifth serial transceiver group 124 is connected with the fourth serial transceiver group 114 to form a serial transmission channel, so that the maximum utilization of the processing capability and the data receiving capability of each image processing module is realized. For example, the first image processing module 11 has access to 4 video source signals, and the second image processing module 12 has access to 1 video source signal, obviously, the load of the first image processing module 11 is large, at this time, the first image processing module 11 can send video data corresponding to a part of video source signals to the second image processing module 12 through the serial transmission channel for image processing, so that system resources can be reasonably utilized, and the work efficiency can be improved.
As shown in fig. 3, a video processing apparatus 100 according to a third embodiment of the present invention is based on the first embodiment, and the video processing apparatus 100 further includes an optical module, which is connected to the network output unit 134 of the transmitting card module 13, and can convert video data output by the network output unit 134 into an optical signal from an electrical signal, and then transmit the optical signal to a rear-end display receiving device through an optical fiber. The optical fiber transmission is adopted to replace a network cable to transmit video data, so that the transmission rate of the video data can be improved, and the signal attenuation of long-distance transmission can be reduced. The optical module of this embodiment includes, for example, a main control optical module 17a and a backup optical module 17b, where the main control optical module 17a is mainly used for normal data transmission, and the backup optical module 17b can work when the main control optical module 17a fails or needs to increase the data transmission amount, so as to improve the working reliability of the video processing apparatus 100. Furthermore, the main control optical module 17a of the embodiment adopts, for example, two paths of 10G SFP (Small Form Pluggable) optical modules, which can realize the conversion between gigabit ethernet electrical signals and optical signals; the backup optical module 17b also employs, for example, a two-channel 10G SFP optical module.
Meanwhile, a pre-monitor processing unit 135 is also provided in the transmitting card module 13, and a third video encoder 14c and a pre-monitor interface 15c are provided in the video processing apparatus 100. The pre-monitor processing unit 135 is connected to the image stitching unit 133, and can convert the image data after stitching processing into a pre-monitor frequency signal, and transmit the pre-monitor frequency signal to the second image processing module 12, and the pre-monitor frequency signal is modulated and encoded by the second image processing module 12 through the third video encoder 14c, and then output to the pre-monitor display through the pre-monitor interface 15c, so as to implement the video pre-monitor function of the video processing apparatus 100.
Furthermore, the video processing apparatus 100 in the present embodiment further includes: a digital video input interface 18, a first video decoder 19, a fourth video encoder 14d and a digital video loop out interface 15 d. One or more video source signals can be accessed into the video processing apparatus 100 through a digital video input interface 18, where the digital video input interface 18 is, for example, a dp (display port) high-definition digital display interface, the video source signals are transmitted to a first video decoder 19 through the interface 18, then sent to a signal input end of the transmitting card module 13, sent to a fourth video encoder 14d by a signal output end of the transmitting card module 13 for modulation and encoding, and then output to a rear-end video processing device through a digital video loop-out interface 15 d. With the above configuration, the video processing apparatus 100 can realize the video loop-out function, making the function thereof more diversified.
As shown in fig. 4, a video processing apparatus 200 according to a fourth embodiment of the present invention includes a video processing module 20 and a sending card module 23, and the video processing module 20 includes a first image processing module 21 and a second image processing module 22. The specific structure of the video processing apparatus 200 can refer to the video processing apparatus 100 of the first embodiment, which employs a Programmable logic device as a main component, such as an FPGA (Field Programmable Gate Array), like an XC7K325T-2FFG900FPGA chip of Xilinx corporation, and the like. Specifically, the first image processing module 21 includes a first programmable logic device 210, and the first data receiving unit 211, the first data processing unit 212, and the first serial transceiver set 213 are integrated in the first programmable logic device 210; the second image processing module 22 includes a second programmable logic device 220, and a second data receiving unit 221, a second data processing unit 222 and a second serial transceiver group 223 are integrated in the second programmable logic device 220; similarly, the transmitting card module 23 includes a third programmable logic device 230, and a third serial transceiver group 231, an image parsing unit 232, an image stitching unit 233 and a network output unit 234 are integrated in the third programmable logic device 230. In this embodiment, the first programmable logic device 210, the second programmable logic device 220, and the third programmable logic device 230 are connected to each other through PCB traces.
In addition, it should be understood that the foregoing embodiments are merely exemplary illustrations of the present invention, and the technical solutions of the embodiments can be arbitrarily combined and collocated without conflict between technical features and structural contradictions, which do not violate the purpose of the present invention.
In the several embodiments provided in the present application, it should be understood that the disclosed system, apparatus and/or method may be implemented in other manners. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the units/modules is only one logical division, and there may be other divisions in actual implementation, for example, multiple units or modules may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units/modules described as separate parts may or may not be physically separate, and parts displayed as units/modules may or may not be physical units, may be located in one place, or may be distributed on multiple network units. Some or all of the units/modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment.
In addition, each functional unit/module in the embodiments of the present invention may be integrated into one processing unit/module, or each unit/module may exist alone physically, or two or more units/modules may be integrated into one unit/module. The integrated units/modules may be implemented in the form of hardware, or may be implemented in the form of hardware plus software functional units/modules.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (12)
1. A video processing apparatus, comprising: the video processing module is connected with the sending card module through a printed circuit board in a wiring way; wherein the content of the first and second substances,
the video processing module is used for receiving video source data, carrying out image processing on the received video source data to obtain processed data, and sending the processed data to the sending card module through the printed circuit board in a serial transmission mode;
the sending card module is used for receiving the processed data sent by the video processing module, analyzing the received processed data to obtain analyzed image data, splicing the analyzed image data to obtain spliced image data, and packaging and outputting the spliced image data.
2. The video processing apparatus of claim 1, wherein the video processing module comprises:
the first image processing module comprises a first data receiving unit, a first data processing unit and a first serial transceiver group, wherein the first data receiving unit is used for receiving part of video source data in the video source data, the first data processing unit is connected with the first data receiving unit and is used for carrying out image processing on part of the video source data in the video source data to obtain first processed data, and the first serial transceiver group is connected with the first data processing unit; and
the second image processing module comprises a second data receiving unit, a second data processing unit and a second serial transceiver group, wherein the second data receiving unit is used for receiving part of video source data in the video source data, the second data processing unit is connected with the second data receiving unit and is used for carrying out image processing on part of the video source data in the video source data to obtain second processed data, and the second serial transceiver group is connected with the second data processing unit;
wherein the transmitting card module comprises a third serial transceiver group, an image analysis unit, an image splicing unit and a network output unit, the third serial transceiver group connects the first serial transceiver group and the second serial transceiver group to form a first serial transmission channel for transmitting the first processed data and a second serial transmission channel for transmitting the second processed data, the image analysis unit is connected with the third serial transceiver group and is used for analyzing the first processed data and/or the second processed data to obtain analyzed image data, the image splicing unit is connected with the image analysis unit and is used for splicing the analyzed image data to obtain spliced image data, and the network output unit is connected with the image splicing unit and is used for outputting the spliced image data after network protocol packaging and packaging.
3. The video processing apparatus of claim 2, wherein the video processing apparatus further comprises: first video encoder, second video encoder, first video output interface and second video output interface and signal distributor, first video encoder with second video encoder connects respectively first image processing module is in order to be used for right data encode turn into differential signal as the output after first processing, signal distributor's input is connected second video encoder, signal distributor's first output is connected first video output interface, signal distributor's second output is connected second video output interface, just first video output interface connection first video encoder.
4. The video processing apparatus of claim 2, wherein the first serial transceiver group comprises one or more serializer/deserializer transceivers.
5. The video processing apparatus of claim 2, wherein the video processing apparatus further comprises a microcontroller coupled to the first image processing module, the second image processing module, and the transmitting card module.
6. The video processing apparatus according to claim 2, wherein the first image processing module further comprises a fourth serial transceiver group, and the second image processing module further comprises a fifth serial transceiver group, and the fifth serial transceiver group is connected to the fourth serial transceiver group to form a serial transmission channel for video data interaction between the first image processing module and the second image processing module.
7. The video processing apparatus of claim 2, wherein the video processing apparatus further comprises a light module, the light module being connected to the network output unit.
8. The video processing apparatus as claimed in claim 7, wherein the optical module is multi-path and includes a main control optical module and a backup optical module, and the main control optical module and the backup optical module are respectively connected to the network output unit of the card sending module.
9. The video processing apparatus of claim 2, wherein the transmit card module further comprises: the pre-monitoring processing unit is connected with the image splicing unit and the second image processing module; the video processing device also comprises a third video encoder and a pre-monitoring interface, wherein the pre-monitoring interface is connected with the second image processing module through the third video encoder; the pre-monitoring processing unit is used for converting the spliced image data into a pre-monitoring frequency signal, transmitting the pre-monitoring frequency signal to the second image processing module, transmitting the pre-monitoring frequency signal to the third video encoder by the second image processing module for video encoding, and outputting the pre-monitoring frequency signal to the pre-monitoring interface.
10. The video processing apparatus according to any one of claims 1 to 9, wherein the video processing apparatus further comprises: the digital video loop output interface is connected with the sending card module through the fourth video encoder.
11. The video processing apparatus of claim 5, wherein the first image processing module comprises a first programmable logic device, the first data receiving unit, the first data processing unit, and the first serial transceiver group being integrated in the first programmable logic device; the second image processing module comprises a second programmable logic device, and the second data receiving unit, the second data processing unit and the second serial transceiver group are integrated in the second programmable logic device; the transmitting card module comprises a third programmable logic device, and the third serial transceiver group, the image analysis unit, the image splicing unit and the network output unit are integrated in the third programmable logic device; and the microcontroller is respectively connected with the first programmable logic device, the second programmable logic device and the third programmable logic device.
12. A video processing apparatus, comprising:
the first programmable logic device is used for receiving video source data, performing image processing on the received video source data to obtain first processed data, and sending the first processed data in a serial transmission mode;
the second programmable logic device is used for receiving video source data, performing image processing on the received video source data to obtain second processed data, and sending the second processed data in a serial transmission mode; and
and the third programmable logic device is connected with the first programmable logic device and the second programmable logic device through printed circuit board routing and is used for receiving the first processed data and the second processed data through the printed circuit board routing, analyzing the first processed data and/or the second processed data to obtain analyzed image data, splicing the analyzed image data to obtain spliced image data, and outputting the spliced image data after data packaging and packaging.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811479302.6A CN111277726A (en) | 2018-12-05 | 2018-12-05 | Video processing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811479302.6A CN111277726A (en) | 2018-12-05 | 2018-12-05 | Video processing apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111277726A true CN111277726A (en) | 2020-06-12 |
Family
ID=70996677
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811479302.6A Pending CN111277726A (en) | 2018-12-05 | 2018-12-05 | Video processing apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111277726A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112637516A (en) * | 2020-11-12 | 2021-04-09 | 深圳市奥拓电子股份有限公司 | Multi-level data processing method and system for video windowing and/or roaming |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047134A (en) * | 2015-08-20 | 2015-11-11 | 西安诺瓦电子科技有限公司 | LED lamp panel, lamp panel module group, and LED display screen control system |
| CN105635689A (en) * | 2016-01-12 | 2016-06-01 | 西安诺瓦电子科技有限公司 | Video controller |
| CN105635670A (en) * | 2015-12-25 | 2016-06-01 | 北京小鸟科技发展有限责任公司 | Video pre-monitoring method and system |
| CN105812687A (en) * | 2016-03-14 | 2016-07-27 | 西安诺瓦电子科技有限公司 | Video controller |
| CN106941617A (en) * | 2017-04-26 | 2017-07-11 | 西安诺瓦电子科技有限公司 | Video process apparatus and multi-window picture display methods |
| CN107071521A (en) * | 2017-04-26 | 2017-08-18 | 西安诺瓦电子科技有限公司 | Video process apparatus and its input and output video signals long-distance monitoring method |
| CN107172368A (en) * | 2017-04-21 | 2017-09-15 | 西安诺瓦电子科技有限公司 | Many video source splicing display methods and processing unit and application, PLD |
| CN206712930U (en) * | 2017-04-27 | 2017-12-05 | 西安诺瓦电子科技有限公司 | Video processor |
| CN206865611U (en) * | 2017-05-22 | 2018-01-09 | 西安诺瓦电子科技有限公司 | Video-splicing processor |
| CN206865610U (en) * | 2017-05-19 | 2018-01-09 | 西安诺瓦电子科技有限公司 | Video-splicing processor |
-
2018
- 2018-12-05 CN CN201811479302.6A patent/CN111277726A/en active Pending
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047134A (en) * | 2015-08-20 | 2015-11-11 | 西安诺瓦电子科技有限公司 | LED lamp panel, lamp panel module group, and LED display screen control system |
| CN105635670A (en) * | 2015-12-25 | 2016-06-01 | 北京小鸟科技发展有限责任公司 | Video pre-monitoring method and system |
| CN105635689A (en) * | 2016-01-12 | 2016-06-01 | 西安诺瓦电子科技有限公司 | Video controller |
| CN105812687A (en) * | 2016-03-14 | 2016-07-27 | 西安诺瓦电子科技有限公司 | Video controller |
| CN107172368A (en) * | 2017-04-21 | 2017-09-15 | 西安诺瓦电子科技有限公司 | Many video source splicing display methods and processing unit and application, PLD |
| CN106941617A (en) * | 2017-04-26 | 2017-07-11 | 西安诺瓦电子科技有限公司 | Video process apparatus and multi-window picture display methods |
| CN107071521A (en) * | 2017-04-26 | 2017-08-18 | 西安诺瓦电子科技有限公司 | Video process apparatus and its input and output video signals long-distance monitoring method |
| CN206712930U (en) * | 2017-04-27 | 2017-12-05 | 西安诺瓦电子科技有限公司 | Video processor |
| CN206865610U (en) * | 2017-05-19 | 2018-01-09 | 西安诺瓦电子科技有限公司 | Video-splicing processor |
| CN206865611U (en) * | 2017-05-22 | 2018-01-09 | 西安诺瓦电子科技有限公司 | Video-splicing processor |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112637516A (en) * | 2020-11-12 | 2021-04-09 | 深圳市奥拓电子股份有限公司 | Multi-level data processing method and system for video windowing and/or roaming |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3142360B1 (en) | Multimedia signal transmission device and transmission method thereof | |
| CN109429016B (en) | Display control system | |
| CN110581963B (en) | V-BY-ONE signal conversion method and device and electronic equipment | |
| CN105141877A (en) | Programmable device-based signal conversion equipment | |
| CN210776647U (en) | Optical port and network port double-transmission display card, optical port transmission display card and network port transmission display card | |
| CN211019016U (en) | Video processing apparatus | |
| CN111277726A (en) | Video processing apparatus | |
| US20240028289A1 (en) | Millimeter-wave communication chip, display device, and method | |
| CN206274660U (en) | A kind of processing system for video | |
| RU66644U1 (en) | MULTI-CHANNEL INPUT-OUTPUT AND PROCESSING HD / SD SDI VIDEO DVI / HDMI GRAPHICS | |
| CN215581438U (en) | VBYONE signal transmission matrix device of multiple spot distribution | |
| CN214042270U (en) | KVM switch based on Type-C port | |
| CN113096591B (en) | LED display video transmission method | |
| CN213213650U (en) | Video access card and LED display controller | |
| CN115623178A (en) | High-reliability multi-channel LVDS image data transmission device | |
| CN212278336U (en) | Backboard and video processing equipment | |
| CN213213651U (en) | Video processor | |
| CN212278347U (en) | Video transmission card and video processing apparatus | |
| CN113852775A (en) | Image data transmission device and method, and nonvolatile storage medium | |
| CN210577891U (en) | Power supply terminal and wearable system | |
| CN109525826B (en) | Long-distance distributed pattern signal generator based on optical fibers | |
| CN213025335U (en) | Display control apparatus and display system | |
| CN117690360A (en) | Display control card and control device | |
| WO2020041938A1 (en) | Display control system | |
| CN213244178U (en) | External device of splicer backplate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200612 |
|
| RJ01 | Rejection of invention patent application after publication |