CN212209466U - A high-density QFN package structure - Google Patents
A high-density QFN package structure Download PDFInfo
- Publication number
- CN212209466U CN212209466U CN202021203792.XU CN202021203792U CN212209466U CN 212209466 U CN212209466 U CN 212209466U CN 202021203792 U CN202021203792 U CN 202021203792U CN 212209466 U CN212209466 U CN 212209466U
- Authority
- CN
- China
- Prior art keywords
- pad
- package body
- pads
- adjacent
- package structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003292 glue Substances 0.000 claims abstract description 12
- 230000002787 reinforcement Effects 0.000 claims description 14
- 238000005728 strengthening Methods 0.000 claims description 6
- 230000010354 integration Effects 0.000 abstract description 4
- 238000005476 soldering Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
本实用新型系提供一种高密度QFN封装结构,包括封装体,封装体的底面中心设有中心焊盘,封装体的底面四个角落均设有一呈L字形的第一焊盘,相邻两个第一焊盘之间等间距分布有n个矩形的第二焊盘;第一焊盘的两端分别与封装体的相邻两边连接,第一焊盘靠近中心焊盘弯曲,第一焊盘与封装体的底面相邻两边之间围绕有锁胶间隙部。本实用新型中导电焊盘的集成化密度高,呈L字形的第一焊盘不但能够有效缩减单向维度的长度,从而避免导电焊盘之间发生短路,还能够有效确保第一焊盘的过电流能力,此外,第一焊盘与封装体之间形成的锁胶间隙部能够有效提高第一焊盘与封装体之间结构的稳定性。
The utility model provides a high-density QFN package structure, including a package body, a central pad is provided at the center of the bottom surface of the package body, an L-shaped first pad is provided at each of the four corners of the bottom surface of the package body, and n rectangular second pads are evenly spaced between two adjacent first pads; the two ends of the first pad are respectively connected to the adjacent two sides of the package body, the first pad is bent close to the central pad, and a locking glue gap is surrounded between the first pad and the adjacent two sides of the bottom surface of the package body. The conductive pads in the utility model have a high integration density, and the L-shaped first pad can not only effectively reduce the length of the unidirectional dimension, thereby avoiding short circuits between the conductive pads, but also effectively ensure the overcurrent capacity of the first pad. In addition, the locking glue gap formed between the first pad and the package body can effectively improve the stability of the structure between the first pad and the package body.
Description
技术领域technical field
本实用新型涉及电子元件的封装结构,具体公开了一种高密度QFN封装结构。The utility model relates to a packaging structure of electronic components, and specifically discloses a high-density QFN packaging structure.
背景技术Background technique
QFN(Quad Flat No-leadPackage,方形扁平无引脚封装),是表面贴装型封装之一。表面贴装技术是一种将无引脚或短引线表面贴装器件安装在电路板的表面或其他基板的表面,通过回流焊或浸焊等方法加以焊接组装的电路装连技术。QFN (Quad Flat No-lead Package) is one of the surface mount packages. Surface mount technology is a circuit assembly technology that mounts a leadless or short lead surface mount device on the surface of a circuit board or the surface of other substrates, and is soldered and assembled by reflow soldering or dip soldering.
QFN封装结构呈正方形或矩形,封装体的底面设置有一个大面积裸露焊盘用来导热,围绕大焊盘的封装外围四周有实现电气连接的导电焊盘。现有技术中,封装体的底面外围四周设置有若干导电焊盘,为避免出现短路等问题,导电焊盘避开封装体底面的四个角落设置,QFN封装结构的空间利用率低,集成化程度低。The QFN package structure is square or rectangular, a large-area exposed pad is arranged on the bottom surface of the package body for heat conduction, and there are conductive pads for electrical connection around the periphery of the package around the large pad. In the prior art, a number of conductive pads are arranged around the periphery of the bottom surface of the package body. In order to avoid problems such as short circuits, the conductive pads are set away from the four corners of the bottom surface of the package body. The QFN package structure has low space utilization and integrated low degree.
实用新型内容Utility model content
基于此,有必要针对现有技术问题,提供一种高密度QFN封装结构,导电焊盘的集成化密度高,且能够有效避免导电焊盘之间发生短路。Based on this, it is necessary to provide a high-density QFN package structure in view of the problems of the prior art, the integration density of the conductive pads is high, and the short circuit between the conductive pads can be effectively avoided.
为解决现有技术问题,本实用新型公开一种高密度QFN封装结构,包括封装体,封装体的底面中心设有中心焊盘,封装体的底面四个角落均设有一呈L字形的第一焊盘,相邻两个第一焊盘之间等间距分布有n个矩形的第二焊盘,n为大于1的整数;In order to solve the problems of the prior art, the utility model discloses a high-density QFN package structure, which includes a package body, a center pad is arranged on the center of the bottom surface of the package body, and an L-shaped first surface is arranged at four corners of the bottom surface of the package body. Pads, n rectangular second pads are equally spaced between two adjacent first pads, where n is an integer greater than 1;
第一焊盘的两端分别与封装体的相邻两边连接,第一焊盘靠近中心焊盘弯曲,第一焊盘与封装体的底面相邻两边之间围绕有锁胶间隙部。Two ends of the first pad are respectively connected with adjacent two sides of the package body, the first pad is bent close to the central pad, and a glue gap is surrounded between the first pad and the adjacent two sides of the bottom surface of the package body.
进一步的,锁胶间隙部靠近中心焊盘的角落处设有导电强化部,导电强化部与第一焊盘为一体成型结构。Further, a corner of the glue-locking gap portion close to the center pad is provided with a conductive reinforcement portion, and the conductive reinforcement portion and the first pad are integrally formed.
进一步的,锁胶间隙部的面积为S,导电强化部的面积为P,0.2S≤P≤0.5S。Further, the area of the glue-locking gap portion is S, the area of the conductive strengthening portion is P, and 0.2S≤P≤0.5S.
进一步的,导电强化部呈直角扇形。Further, the conductive strengthening portion is in the shape of a right-angle fan.
进一步的,第二焊盘靠近中心焊盘的一端设有加固缺口。Further, one end of the second pad close to the central pad is provided with a reinforcement notch.
进一步的,第一焊盘与相邻的第二焊盘之间的距离为D,相邻两个第二焊盘之间的距离也d,D=d。Further, the distance between the first pad and the adjacent second pad is D, and the distance between the two adjacent second pads is also d, where D=d.
进一步的,0.2mm≤D≤0.5mm。Further, 0.2mm≤D≤0.5mm.
进一步的,n=3,D=0.4mm。Further, n=3, D=0.4mm.
本实用新型的有益效果为:本实用新型公开一种高密度QFN封装结构,在封装体底面的四个角落增设四个第一焊盘,整体结构中导电焊盘的集成化密度高,呈L字形的第一焊盘不但能够有效缩减单向维度的长度,从而避免导电焊盘之间发生短路,还能够有效确保第一焊盘的过电流能力,此外,第一焊盘与封装体之间形成的锁胶间隙部能够有效提高第一焊盘与封装体之间结构的稳定性,从而有效避免第一焊盘脱落。The beneficial effects of the utility model are as follows: the utility model discloses a high-density QFN package structure, four first pads are added at the four corners of the bottom surface of the package body, and the integration density of the conductive pads in the overall structure is high, and the shape is L The glyph-shaped first pad can not only effectively reduce the length of the unidirectional dimension, thereby avoiding short circuit between the conductive pads, but also effectively ensure the overcurrent capability of the first pad. The formed glue-locking gap can effectively improve the stability of the structure between the first pad and the package body, thereby effectively preventing the first pad from falling off.
附图说明Description of drawings
图1为本实用新型的结构示意图。Figure 1 is a schematic structural diagram of the utility model.
图2为本实用新型另一实施例的结构示意图。FIG. 2 is a schematic structural diagram of another embodiment of the present invention.
附图标记为:封装体10、中心焊盘11、第一焊盘12、锁胶间隙部121、导电强化部122、第二焊盘13、加固缺口131。Reference numerals are: the
具体实施方式Detailed ways
为能进一步了解本实用新型的特征、技术手段以及所达到的具体目的、功能,下面结合附图与具体实施方式对本实用新型作进一步详细描述。In order to further understand the features, technical means, and specific goals and functions achieved by the present invention, the present invention will be described in further detail below with reference to the accompanying drawings and specific embodiments.
参考图1、图2。Refer to Figure 1 and Figure 2.
本实用新型实施例公开一种高密度QFN封装结构,如图1所示,包括封装体10,封装体10的底面中心设有中心焊盘11,中心焊盘11一般为接地焊盘,封装体10的底面四个角落均设有一呈L字形的第一焊盘12,L字形的第一焊盘12在确保足够面积的同时能够确保各个导电焊盘之间存在足够的间隔,可避免导电焊盘之间发生短路,相邻两个第一焊盘12之间等间距分布有n个矩形的第二焊盘13,中心焊盘11、第一焊盘12和第二焊盘13相互间均不接触,n为大于1的整数,第一焊盘12和第二焊盘13均用作I/O端口;The embodiment of the present utility model discloses a high-density QFN package structure, as shown in FIG. 1 , including a
第一焊盘12的两端分别与封装体10的相邻两边连接,第一焊盘12靠近中心焊盘11弯曲,即第一焊盘12的尖端指向中心焊盘11,第一焊盘12与封装体10的底面相邻两边之间围绕有锁胶间隙部121。Both ends of the
本实用新型通过在封装体10底面的四个角落增设第一焊盘12结构,能够有效拓展半导体器件的I/O端口形成高密度结构,可有效满足高密度集成的功能需求;呈L字形的第一焊盘12不但能够有效缩短单维度的长度,确保封装体10无需增加额外的体积,也能避免发生短路,而且第一焊盘12的面积也足够大,能够有效确保第一焊盘12的过电流能力;此外,第一焊盘12能够有效钩紧锁胶间隙部121,从而有效提高第一焊盘12与封装体10之间结构的稳定性,避免第一焊盘12脱落。The present invention can effectively expand the I/O port of the semiconductor device to form a high-density structure by adding the
在本实施例中,如图2所示,每个锁胶间隙部121靠近中心焊盘11的角落处均设有一导电强化部122,导电强化部122与第一焊盘12为一体成型结构,通过增大第一焊盘12的面积不但能够确保焊盘具有良好的电性,且第一焊盘12和导电强化部122所形成导电结构的内切圆直径可获得有效的增大,能够确保焊接时为锡膏提供直径足够大的圆形焊接空间,不但能够提高焊接的稳定性,还能简化焊接操作,焊接时无需沿第一焊盘12写L字。In this embodiment, as shown in FIG. 2 , each
基于上述实施例,锁胶间隙部121的面积为S,导电强化部122的面积为P,0.2S≤P≤0.5S,确保锁胶间隙部121剩余足够的空间,从而确保第一焊盘12与封装体10之间钩位稳固的效果。Based on the above embodiment, the area of the
基于上述实施例,导电强化部122呈直角扇形的形状,能够最大限度增大第一焊盘12和导电强化部122所形成导电结构的内切圆直径,同时能够有效确保锁胶间隙部121剩余的空间足够大,确保第一焊盘12的钩位稳固效果。Based on the above-mentioned embodiment, the
在本实施例中,第二焊盘13靠近中心焊盘11的一端设有加固缺口131,通过加固缺口131能有效提高第二焊盘13与封装体10之间连接结构的稳定性。In this embodiment, the end of the
在本实施例中,第一焊盘12与相邻的第二焊盘13之间的距离为D,相邻两个第二焊盘13之间的距离也d,D=d,优选地,第二焊盘13的宽度同样为D。In this embodiment, the distance between the
基于上述实施例,0.2mm≤D≤0.5mm。Based on the above embodiment, 0.2mm≤D≤0.5mm.
基于上述实施例,n=3,D=0.4mm,用于QFN2020的封装结构,即封装体10的底面设置有四个第一焊盘12和十二个第二焊盘13。Based on the above embodiment, n=3, D=0.4mm, which is used for the package structure of QFN2020, that is, the bottom surface of the
以上所述实施例仅表达了本实用新型的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对本实用新型专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本实用新型构思的前提下,还可以做出若干变形和改进,这些都属于本实用新型的保护范围。因此,本实用新型专利的保护范围应以所附权利要求为准。The above-mentioned embodiments only represent several embodiments of the present invention, and the descriptions thereof are specific and detailed, but should not be construed as limiting the scope of the present invention. It should be pointed out that for those of ordinary skill in the art, some modifications and improvements can be made without departing from the concept of the present invention, which all belong to the protection scope of the present invention. Therefore, the protection scope of the patent for this utility model shall be subject to the appended claims.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202021203792.XU CN212209466U (en) | 2020-06-24 | 2020-06-24 | A high-density QFN package structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202021203792.XU CN212209466U (en) | 2020-06-24 | 2020-06-24 | A high-density QFN package structure |
Publications (1)
Publication Number | Publication Date |
---|---|
CN212209466U true CN212209466U (en) | 2020-12-22 |
Family
ID=73809380
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202021203792.XU Active CN212209466U (en) | 2020-06-24 | 2020-06-24 | A high-density QFN package structure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN212209466U (en) |
-
2020
- 2020-06-24 CN CN202021203792.XU patent/CN212209466U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI376774B (en) | Three dimensional package structure | |
CN100407417C (en) | Small Track Semiconductor Device Packaging | |
CN211719597U (en) | SMD diode with heat release short circuit prevention structure | |
US20150137337A1 (en) | Semiconductor package and lead frame | |
CN212209466U (en) | A high-density QFN package structure | |
KR20010056618A (en) | Semiconductor package | |
CN207690783U (en) | A kind of new type integrated circuit encapsulating structure | |
CN212113711U (en) | A lead frame and TO package structure | |
CN210224004U (en) | Radio frequency device | |
KR20140078510A (en) | Single-Row Standup-Pin Type Packaging Structure | |
CN202839596U (en) | semiconductor element | |
CN222283570U (en) | A circuit board with tin-drag pad | |
CN206789536U (en) | High-power ultra-thin rectification chip | |
CN218333782U (en) | Electron cigarette chip foot position heat radiation structure | |
CN118645502B (en) | IGBT single tube structure and manufacturing method, semiconductor power device | |
CN211957633U (en) | Semiconductor rectifier device | |
US7309918B2 (en) | Chip package structure | |
CN216213420U (en) | Lead frame packaging structure | |
CN217881472U (en) | Surface-mounted diode packaging structure | |
CN211062705U (en) | Flat packaged high-power bipolar transistor | |
CN221977930U (en) | A SOT26-14R chip frame structure | |
CN221409221U (en) | Semiconductor package and wearable electronic device | |
CN206789541U (en) | Ultrathin mounted type semiconductor devices | |
CN203118935U (en) | DFN (dual flat-pack no-lead) package structure for rectifier chip | |
CN217822750U (en) | Packaging structure of IC chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |