CN211455034U - Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip) - Google Patents

Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip) Download PDF

Info

Publication number
CN211455034U
CN211455034U CN201921870636.6U CN201921870636U CN211455034U CN 211455034 U CN211455034 U CN 211455034U CN 201921870636 U CN201921870636 U CN 201921870636U CN 211455034 U CN211455034 U CN 211455034U
Authority
CN
China
Prior art keywords
module
microprocessor
experiment platform
interface
platform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201921870636.6U
Other languages
Chinese (zh)
Inventor
吴迪
石镜澄
李涛
那振宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dalian Maritime University
Original Assignee
Dalian Maritime University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dalian Maritime University filed Critical Dalian Maritime University
Priority to CN201921870636.6U priority Critical patent/CN211455034U/en
Application granted granted Critical
Publication of CN211455034U publication Critical patent/CN211455034U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

The embodiment of the utility model discloses modularization number electricity, singlechip, EDA, SOPC integration experiment platform, this platform includes power module, microcontroller, input/output module and expansion interface module, its characterized in that: the microcontroller at least comprises an FPGA chip unit, a 51 single chip microcomputer and an embedded microcontroller; the FPGA chip unit comprises: the device comprises a microprocessor, a clock module connected with the microprocessor, a reset circuit connected with the microprocessor, a first interface module connected with the microprocessor, a storage module connected with the microprocessor and a test circuit connected with the microprocessor. The utility model discloses with low costs, easy maintenance, small, light in weight, portable to can accomplish the experiment of several electric, singlechip, EDA, SOPC multi-door course on this experiment platform, collect a plurality of experiment platforms as an organic whole, be applicable to the design development as student's pocket laboratory.

Description

Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip)
Technical Field
The utility model relates to an experimental facilities technical field especially relates to a modularization number electricity, singlechip, EDA, SOPC integration experiment platform.
Background
The conventional digital electronic technology experiment equipment mostly adopts TTL logic devices and small and medium-scale integrated circuits to carry out experiments, adopts a bread board and a lead to be lapped and is matched with an experiment box to debug. However, this method has disadvantages such as insufficient electrical contact stability, low efficiency, and large loss. Generally speaking, the single chip microcomputer, the EDA technology and the SOPC course all include a comprehensive design class, and students often cannot design works with satisfactory effects in class learning due to the defects of the existing experimental equipment, but if a laboratory opening method is adopted, a large amount of manpower and material resources are needed, and the laboratory management difficulty and the potential safety hazard are increased.
Disclosure of Invention
Based on the above, in order to solve the defect that the performance of the existing integrated experiment development board cannot meet the use requirement, a modularized integrated experiment platform integrating electricity counting, single chip microcomputer, EDA and SOPC is provided.
The utility model provides a modularization count electricity, singlechip, EDA, SOPC integration experiment platform, this platform includes power module, microcontroller, input/output module and extension interface module, its characterized in that: the microcontroller comprises at least one of an FPGA chip unit, a 51 single chip microcomputer and an embedded microcontroller; the FPGA chip unit comprises: the device comprises a microprocessor, a clock module connected with the microprocessor, a reset circuit connected with the microprocessor, a first interface module connected with the microprocessor, a storage module connected with the microprocessor and a test circuit connected with the microprocessor.
Optionally, in one embodiment, the microprocessor is a cycleiv series FPGA chip, preferably an EP4CE6F17C8N chip.
Optionally, in one embodiment, the first interface module includes an AS-I interface module and a JTAG interface module connected to the microprocessor; the storage module comprises an SDRAM module and a FLASH module which are connected with the microprocessor; the test circuit comprises a water lamp circuit and a nixie tube circuit which are connected with the microprocessor.
Optionally, in one embodiment, the SDRAM module uses an H57V1262GTR chip, and the FLASH module uses a K9F1G08U0E chip.
Optionally, in one embodiment, the power module employs an AMS1117 chip, the 51-chip microcomputer employs an AT89S51 chip circuit, and the embedded-type chip microcomputer employs an STM32 chip.
Optionally, in one embodiment, the input/output module at least includes an infrared receiving module, a temperature sensor module, a second interface module, a display module, a signal conversion module, a key module, a keyboard module, an audio module, and a toggle switch module, which are connected to the microprocessor.
Optionally, in one embodiment, the second interface module includes a PS2 interface and a VGA interface connected to the microprocessor, the display module includes an LCD display module, an LED dot matrix display module and an LED lamp module, the signal conversion module includes a D/a module and an a/D module, and the audio module includes a speaker module.
Optionally, in one embodiment, the D/a module and the a/D module use PCF8591 chips, the temperature sensor module uses DHT11 chips, the LCD display module uses LCD12864 chips, and the speaker module uses ISD1820 chips.
Optionally, in one embodiment, the infrared receiving module, the temperature sensor module, the LED dot matrix display module, the speaker module, the D/a module, and the a/D module all adopt a modular packaging form.
Implement the embodiment of the utility model provides a, will have following beneficial effect:
the utility model discloses a modular integrated experiment platform integrating digital electronic technology, a single chip microcomputer, EDA technology and SOPC technology, which has the characteristics of low cost, good maintenance, compact structure and comprehensive functional modules, and one of the experiment platform is rich in external modules, not only comprises basic modules (such as a digital tube, an LED lamp, a position-shifting switch, a key and a loudspeaker) to meet the requirements of all basic experiments of all digital electronics, the single chip microcomputer, the EDA and the SOPC, but also comprises an infrared receiving module, an LED dot matrix, an LCD screen, an AD/DA module and the like to meet the requirements of comprehensive design of courses; secondly, the cost is low, the maintenance is convenient, all the devices adopted by the experiment platform are the existing common devices, the total cost is lower than 150 yuan and is far lower than the price of the existing experiment platform, and a modularized socket type method is adopted for a fragile module, so that the module is easy to replace and the equipment is easy to maintain; thirdly, the experimental platform trial-manufactured by the applicant is only 30cm by 20cm in size and 450 g in weight, and can be conveniently carried and used as a pocket laboratory for students to use after class; fourthly, the experiment table can directly use the existing experiment software to develop hardware resources and software after being built, for example, the experiment table can be matched with Quartus II software of Altera corporation, the existing independent experiment platforms of digital electronics, a single chip microcomputer and EDA can be integrated into the experiment table to reduce the purchase cost and the maintenance cost of laboratory equipment, meanwhile, the relevant time of four courses is completed on the same set of development board, and the time of students for learning hardware resources and software development methods is saved; fifthly, the integrated design method of the existing experiment platform is changed by the experiment platform, modular design is adopted, and students can know the hardware composition of the FPGA system through the experiment platform. In conclusion, the experiment platform is low in cost, easy to maintain, small in size, light in weight and convenient to carry, can be used for completing multi-course experiments of digital electronics, single-chip microcomputers, EDA and SOPC, integrates a plurality of experiment platforms into a whole, and is suitable for being used as a pocket laboratory and an extracurricular laboratory of students to complete autonomous learning and higher-level design and development.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Wherein:
FIG. 1 is a block diagram of a circuit configuration of an experimental platform according to an embodiment;
FIG. 2 is a schematic circuit diagram of an experiment platform based on FPGA chip units in one embodiment;
FIG. 3-1 is a schematic diagram of a specific master control unit circuit of an embodiment of an experimental platform;
FIG. 3-2 is a schematic diagram of a specific power module circuit of the experimental platform in one embodiment;
3-3 are schematic diagrams of specific key module circuits of the experimental platform in one embodiment;
FIGS. 3-4 are schematic diagrams of specific LED lamp module circuits of an example experimental platform;
FIGS. 3-5 are schematic diagrams of circuitry of a particular nixie tube display circuit of the experimental platform in one embodiment;
FIGS. 3-6 are schematic diagrams of exemplary clock circuits of an experimental platform according to one embodiment;
FIGS. 3-7 are schematic diagrams of specific serial communication circuits of an experimental platform according to an embodiment;
FIGS. 3-8 are schematic diagrams of exemplary circuit configurations of a toggle switch module of an exemplary embodiment of an experimental platform;
FIGS. 3-9 are schematic diagrams of specific extended IO port circuits of an experimental platform according to an embodiment;
FIGS. 3-10 are schematic diagrams of a particular LCD circuit of the experimental platform in one embodiment;
FIGS. 3-11 are schematic diagrams of specific temperature sensor and IR receiving module circuitry of an exemplary embodiment of an experimental platform;
FIGS. 3-12 are schematic diagrams of specific buzzer driving circuits of an experimental platform according to an embodiment;
FIGS. 3-13 are schematic diagrams of exemplary phase-locked loop circuits of an experimental platform according to one embodiment;
FIGS. 3-14 are schematic diagrams of a specific system clock circuit of an experimental platform according to one embodiment;
FIGS. 3-15 are schematic diagrams of exemplary download interface circuits for an exemplary experimental platform;
FIGS. 3-16 are schematic diagrams of specific re-boot configuration circuitry of an experimental platform according to one embodiment;
FIG. 4 is a schematic diagram of a 51-chip microcomputer circuit in one embodiment;
FIG. 5 is a schematic diagram of an embedded microcontroller circuit in one embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more clearly understood, the present invention is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. It will be understood that, as used herein, the terms "first," "second," and the like may be used herein to describe various elements, but these elements are not limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present application. The first and second elements are both elements, but they are not the same element.
For electrical students, digital electronic technology, EDA technology and singlechip technology are all important professional courses, but as for the current experiment table, the experiment platforms are not uniform, different experiments need to purchase different experiment equipment, so that the cost is wasted, and the students are inconvenient to learn; in order to solve the above problems, in this embodiment, a modular integrated experiment platform of digital electronics, a single chip microcomputer, EDA, and SOPC is provided, on which a student can complete all experiments and combined application experiments of digital electronics, EDA, and single chip microcomputer, and the experiment platform is low in cost, easy to carry, and capable of serving as a pocket laboratory of the student; as shown in fig. 1-2, the platform includes a power module for supplying power to the platform, a microcontroller, an input/output module, and an expansion interface module, and is characterized in that: the microcontroller comprises at least one of an FPGA chip unit, a 51 single chip microcomputer and an embedded microcontroller; the FPGA chip unit comprises: the device comprises a microprocessor, a clock module connected with the microprocessor, a reset circuit connected with the microprocessor, a first interface module connected with the microprocessor, a storage module connected with the microprocessor and a test circuit connected with the microprocessor; the expansion interface module is an expansion IO port, and the clock module adopts a crystal oscillator circuit. A user can select any one processor of the FPGA chip unit, the 51 single chip microcomputer and the embedded single chip microcomputer to carry out wiring operation according to actual experiment requirements, and one machine with multiple purposes is achieved.
The microcontroller is a minimum system module composed of replaceable various chips, and in some specific embodiments, the microcontroller includes but is not limited to 3 processors, namely an FPGA chip unit, a 51 single chip microcomputer and an embedded single chip microcomputer, a user can select any one of the processors to operate according to actual experiment requirements, the microprocessor in the FPGA chip unit adopts a cycleiv series FPGA chip, and preferably adopts an EP4CE6F17C8N chip; the first interface module comprises an AS-I interface module and a JTAG interface module, wherein the AS-I interface can support process and field communication, can realize that various actuators or sensors are arranged at different positions of equipment, can be installed without professional knowledge in actual application, and can reduce a large amount of installation cost and greatly reduce subsequent maintenance; the JTAG interface can allow a plurality of devices to be connected In series through the JTAG interface to form a JTAG chain, and can realize respective test on each device, and the JTAG interface is also commonly used for realizing ISP (In-System Programming), so that a user can carry out programming experiment and practice on devices such as a FLASH module and the like; the storage module comprises a synchronous dynamic random access memory-SDRAM module and a FLASH FLASH memory module, wherein the SDRAM module adopts an H57V1262GTR chip, and the FLASH module adopts a K9F1G08U0E chip; the test circuit comprises a water lamp circuit and a nixie tube circuit; in some embodiments, the minimum system board function can be tested by setting a nixie tube to cycle display numbers and flashing an LED lamp.
The power supply module supplies power to the auxiliary circuit with 3.3 or 2.5V. In some specific embodiments, the experiment platform adds a filtering module to the power module to make the output voltage of the power supply more stable.
The 51 single-chip microcomputer adopts an AT89S51 chip circuit, and the embedded microcontroller adopts an STM32 single-chip microcomputer.
The input and output module at least comprises an infrared receiving module, a temperature sensor module, a second interface module, a display module, a signal conversion module, a key module, a 4 x 4 keyboard module, an audio module and a toggle switch module. In some specific embodiments, the second interface module includes a PS2 interface and a VGA interface, the display module includes an LCD display module, an LED dot matrix display module and an LED lamp module, the signal conversion module includes a D/a module and an a/D module, and the audio module includes a speaker module. In some specific embodiments, the D/a module and the a/D module adopt PCF8591 chips, the PCF8591 chip has 4 analog inputs, 1 analog output and a serial I2℃ bus interface for communicating with the FPGA, the temperature and humidity measurement module sensor adopts DHT11 chip, which is DHT11 with precision humidity + -5% RH, temperature + -2 ℃, range humidity 20-90% RH, and temperature 0-50 ℃; the LCD display module adopts an LCD12864 chip, the resolution is 128 x 64, 8192 lattice Chinese characters with 16 x 16 lattices are provided by a built-in Chinese character font library, and the clock frequency is 2M; the loudspeaker module adopts an ISD1820 chip, and can realize voice recording and playing for 8-20 seconds.
The infrared receiving module, the temperature and humidity sensing module, the LED dot matrix display module, the loudspeaker module, the D/A module and the A/D module are all in a modular packaging form and are flexibly plugged from the experiment platform. In some specific embodiments, except some IO ports that need to be used exclusively, the JTAG interface and ASP interface as the download module are all led out by pins instead of being soldered to firmware, so as to achieve flexibility and extensibility of the development board, facilitate use by a user, and can be developed again by using an experiment platform.
Based on the above design scheme, fig. 3-1 to fig. 3-16 and fig. 4 to fig. 5 show the devices and corresponding pin circuit diagrams included in a specific experimental platform designed by the applicant, which mainly include a power module, a microcontroller, i.e. a main control unit, a key module, an LED lamp module, a nixie tube display circuit, a DS1203 clock circuit, a serial port communication circuit, a toggle switch module, an extended IO port circuit, a liquid crystal display circuit, a temperature sensor and infrared receiving module circuit, a buzzer driving circuit, a phase-locked loop PLL circuit, a system clock circuit, a download interface circuit, a restart configuration circuit, a 51-chip microcomputer circuit, an embedded microcontroller, and the like, and the devices can be freely configured according to actual experimental requirements, and the pin connection relationship among the modules can specifically refer to the above schematic diagram, the experiment platform helps students to well complete multi-course experiments of digital electronics, single chip microcomputers, EDA and SOPC.
Based on the above content control, the present invention will have the following applications:
1. the students can use development software Quartus II matched with Ateral company to carry out the development of the digital electric experiment on a hardware platform constructed by the utility model, so as to call TTL logic circuits or small-sized integrated systems to use LED lamps, nixie tubes, dial switches and the like as input and output, and observe the experimental phenomenon;
2. the student can the utility model discloses on the hardware platform who constructs, based on the soft nuclear of SOPC technique call MC8051 singlechip, at compatible 8051 singlechip of experiment platform's FPGA inner construction to accomplish the basic experiment and the integrated design experiment of singlechip course at experiment platform.
3. The student can the utility model discloses carry out the relevant experiment of EDA technique on the hardware platform who constructs, when mastering FPGA software development, can oneself build input/output module circuit at the experiment platform interface, strengthened the study of FPGA hardware development relevant knowledge.
4. The student can be in the utility model discloses on the hardware platform who constructs, use in the QuartusII software to use QSYS instrument to establish NIOSII processor system, add NIOS II system file, accomplish the SOPC system and build, establish software engineering, accomplish SPOC basis and comprehensive experiment on the experiment platform.
In conclusion, after the utility model is used, students can complete the experiment of multi-course of digital electronics, single chip microcomputer, EDA and SPOC and the establishment of peripheral circuit modules, and the design capability of the reinforced hardware circuit is improved; and the volume is small, the weight is light, the carrying is convenient, the cost is low, and the device is suitable for the construction of student pocket laboratories.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the present application. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.

Claims (10)

1. The utility model provides a modularization count electricity, singlechip, EDA, SOPC integration experiment platform, this platform includes power module, microcontroller, input/output module and extension interface module, its characterized in that: the microcontroller comprises at least one of an FPGA chip unit, a 51 single chip microcomputer and an embedded microcontroller; the FPGA chip unit comprises: the device comprises a microprocessor, a clock module connected with the microprocessor, a reset circuit connected with the microprocessor, a first interface module connected with the microprocessor, a storage module connected with the microprocessor and a test circuit connected with the microprocessor.
2. The assay platform of claim 1, wherein said microprocessor is a cyclonexiv series FPGA chip.
3. The experiment platform of claim 1, wherein the first interface module comprises an AS-I interface module and a JTAG interface module connected to the microprocessor; the storage module comprises an SDRAM module and a FLASH module which are connected with the microprocessor.
4. The experiment platform of claim 3, wherein the SDRAM module employs an H57V1262GTR chip, and the FLASH module employs a K9F1G08U0E chip.
5. The experiment platform of claim 1, wherein the power module adopts an AMS1117 chip, the 51 single-chip microcomputer adopts an AT89S51 chip circuit, and the embedded single-chip microcomputer adopts an STM32 single-chip microcomputer.
6. The experiment platform of claim 1, wherein the input/output module at least comprises an infrared receiving module, a temperature sensor module, a second interface module, a display module, a signal conversion module, a key module, a keyboard module, an audio module and a toggle switch module, which are connected with the microprocessor.
7. The experiment platform of claim 6, wherein the second interface module comprises a PS2 interface and a VGA interface connected with the microprocessor, the display module comprises an LCD display module, an LED dot matrix display module and an LED lamp module, the signal conversion module comprises a D/A module and an A/D module, and the audio module comprises a speaker module.
8. The experiment platform of claim 7, wherein the D/A module and the A/D module are PCF8591 chips, the temperature sensor module is DHT11 chips, the LCD display module is LCD12864 chips, and the speaker module is ISD1820 chips.
9. The experiment platform of claim 8, wherein the infrared receiving module, the temperature sensor module, the LED dot matrix display module, the speaker module, the D/A module and the A/D module are all in a modular packaging form.
10. The experiment platform of claim 1, wherein the test circuit comprises a water lamp circuit and a nixie tube circuit connected to the microprocessor.
CN201921870636.6U 2019-11-01 2019-11-01 Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip) Expired - Fee Related CN211455034U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921870636.6U CN211455034U (en) 2019-11-01 2019-11-01 Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921870636.6U CN211455034U (en) 2019-11-01 2019-11-01 Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip)

Publications (1)

Publication Number Publication Date
CN211455034U true CN211455034U (en) 2020-09-08

Family

ID=72300320

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921870636.6U Expired - Fee Related CN211455034U (en) 2019-11-01 2019-11-01 Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip)

Country Status (1)

Country Link
CN (1) CN211455034U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115294842A (en) * 2022-09-05 2022-11-04 深圳市易星标技术有限公司 Sustainable upgrade practice teaching platform based on intelligent bread board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115294842A (en) * 2022-09-05 2022-11-04 深圳市易星标技术有限公司 Sustainable upgrade practice teaching platform based on intelligent bread board

Similar Documents

Publication Publication Date Title
CN101281697A (en) Multifunctional single-chip experimental development plate
CN203179327U (en) Integrated practical training platform for Internet of Things
CN201765731U (en) Open and modular singlechip teaching and learning experimental device
CN204288623U (en) A kind of multifunction electronic experiment integrated board
CN204904716U (en) Electron perpetual calendar based on singlechip
CN202502660U (en) Programmable digital logic circuit basic experiment plate
CN104424836A (en) Electronic technology experimental box for classroom teaching
CN104575206A (en) Multi-core single chip microcomputer development experiment box
CN211455034U (en) Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip)
CN101211516A (en) Single chip machine integrated experiment platform facing embedded system
CN206532502U (en) The objective development board of intelligent things wound
CN201177909Y (en) Experiment circuit developing platform based on programmable logic device
CN201655114U (en) Hardware structure of DSP experimental platform
CN202383658U (en) SOPC (System-on-a-Programmable-Chip) development platform on basis of Nios II system
CN202171892U (en) Teaching platform for digital system design
CN213400096U (en) Novel embedded basic teaching platform
CN203397577U (en) Separated FPGA experiment case
CN214896384U (en) Integrated expansion board based on raspberry group
CN202434080U (en) Comprehensive training platform of singlechip
CN212208693U (en) Singlechip pocket laboratory experiment teaching development board
CN2927220Y (en) Connected monolithic-apparatus experimental equipment
CN210091512U (en) Replaceable modular FPGA (field programmable Gate array) experiment board for core board
CN105513470A (en) Multifunctional one-chip microcomputer learning board
CN203535872U (en) Experiment platform integrated with DSP, single-chip microcomputer and CPLD
CN201181545Y (en) Single-chip integration experiment platform facing embedded system

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20200908

Termination date: 20211101

CF01 Termination of patent right due to non-payment of annual fee