CN201181545Y - Single-chip integration experiment platform facing embedded system - Google Patents
Single-chip integration experiment platform facing embedded system Download PDFInfo
- Publication number
- CN201181545Y CN201181545Y CNU200720302983XU CN200720302983U CN201181545Y CN 201181545 Y CN201181545 Y CN 201181545Y CN U200720302983X U CNU200720302983X U CN U200720302983XU CN 200720302983 U CN200720302983 U CN 200720302983U CN 201181545 Y CN201181545 Y CN 201181545Y
- Authority
- CN
- China
- Prior art keywords
- unit
- module
- embedded system
- emulator
- single chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The utility model discloses a single chip micyoco integrated experimental platform for an embedded system, which comprises a base system unit, a system extension unit, a system interface unit, a man-machine interaction unit, a digital input unit, an analog input unit, a digital output unit, an analog unit and a WAVE SP51 emulator. The base system unit is respectively connected with the system extension unit, the system interface unit, the man-machine interaction unit, the digital input unit, the analog input unit, the digital output unit, an analog unit and the WAVE SP51 emulator. The experimental platform develops an integrated process, can be applied in combined with an emulator and also independently operates, is established following a computer engineering design conception, and pays attention to the ability for establishing the embedded system structure by the computer engineering design method on the basis of the conventional verification function of the single chip micyoco..
Description
Technical field
The utility model relates to the single chip computer experiment device, relates in particular to a kind of single chip machine integrated experiment platform towards embedded system.
Background technology
Over nearly 20 years, the output of PC CPU only is 0.9% of embedded microprocessor (MCU), for example Merredes_Benz C type car has just been installed 153 little processing, " with the ultralow valency high-performance microprocessor that the embeds nearly all equipment smart machine New Wave that is feature; will promote the computing technique innovation in 10 years from now on ", the main application fields of single-chip microcomputer is exactly an embedded system at present.
Single-chip microcomputer is a specialized core course of specialties such as institution of higher learning's computing machine, instrument and meter, robotization, function, wiring board and circuit that existing commercial single chip computer experiment device provides are all fixed, make the student can only carry out limited replication experiment, as program design, the use of IO mouth, interruption and timer use, Display And Keyboard etc.Though this class experimental provision can allow the student be familiar with and grasp the ABC of single-chip microcomputer to a certain extent, has the shortcoming that is unfavorable for cultivating student's integrated use knowledge.Domestic colleges and universities recognize the deficiency of commercialization single chip computer experiment device, various designs and patent have been proposed, corresponding experimental provision implementation method is different, but its thinking basically identical---open mcu resource provides the experimenter possibility of free contrived experiment content.Propose to adopt the step socket and can plug lead open single-chip microcomputer pin as open singlechip experiment apparatus (ZL02263587.4); Simulation type singlechip experiment apparatus (ZL200420033892.7) proposes integrated monolithic machine experiment instrument, emulator, programmable device, expansion single chip computer experiment content; Modularization single chip computer experiment device (ZL200420057516.1) proposes to establish expansion slot, the function of expansion single chip computer device; A kind of New Type of Chip Microcomputer experimental provision (ZL200420068278.4) then proposes additional Ethernet and CAN node, makes the single chip computer experiment device have communication function.The function of single chip computer experiment device has been enriched in above-mentioned useful exploration, makes the student can initiatively participate in experimentation to a certain extent, and the ability of integrated use knowledge also is improved; Still there is suitable limitation but explore achievement,,, is necessary on existing achievement in research basis, to do further research and innovation from the technical ability required angle of enterprise to job hunter or employee from cultivating the angle of student's innovation ability.
The purposes of universal cpu is single, is used for PC mostly; The embedded system that single-chip microcomputer constitutes then has the diversity that exceeds people's imagination, has embedded nearly all equipment.The embedded system development flow process is broadly divided into four-stage: the conceptual design of embedded system, scheme are confirmed, are made up prototype, realize embedded system; Be not difficult to find that existing achievement in research and patent are inadequate to the support of embedded system development flow process.
Generally speaking so-called embedded system is a kind of dedicated system, and its function and technical indicator depend on the requirement of embedded equipment fully.In view of development time and reliability requirement to embedded system more and more higher, therefore existing development mode is different from traditional mode---promptly adopt be fruitful (as various functional modules), the embedded system that structure satisfies particular requirement has become irreversible trend, the software reuse technology of its thought and software industry, the IP recombinant technique in the chip industry SoC design is similar.Obviously, existing achievement in research and patent lack perspective to the variation of embedded system development pattern, make up and exist aspect the embedded system structure ability not enoughly cultivating the student, and this is confirmed in the College Graduates'Employment business survey again and again.Enterprise does not lack the employee who grasps single-chip microcomputer ABC, and that enterprise lacks is the talent with embedded system structure designed capacity.
Embedded computer system originates from the micro computer epoch, but enters into the single-chip microcomputer epoch of independent development soon.Because historical reasons, the embedded system in single-chip microcomputer epoch appears at the conditional electronic technical field with semiconductors, with the application of electronic technology is the intellectuality that main body realizes the conditional electronic system, and the computer professional does not in fact really enter the single-chip microcomputer application.Application of electronic technology slip-stick artist with oneself habitually the application of electronic technology pattern be engaged in the single-chip microcomputer application and development, this application model most important character is: have soft, the bottom type of hardware, randomness; Closely related property with objective system professional technique; But lack the computer engineering design concept.Existing achievement in research and patent have been ignored the computer engineering method for designing to a great extent, and along with embedded system is deeply used widely, the negative effect of computer engineering design concept omission highlights day by day.
Summary of the invention
The purpose of this utility model is the three big defectives that overcome existing single chip computer experiment device, and a kind of single chip machine integrated experiment platform towards embedded system is provided.
Single chip machine integrated experiment platform towards embedded system comprises ultimate system unit, system extension unit, system interface unit, man-machine interaction unit, digital input block, analog input unit, digital output unit, simulation output unit, big good fortune SP51 emulator, and the ultimate system unit is connected with system extension unit, system interface unit, man-machine interaction unit, digital input block, analog input unit, digital output unit, simulation output unit, big good fortune SP51 emulator respectively.
Described ultimate system unit comprises single-chip microcomputer, data-carrier store, program storage, reseting module, crystal oscillator module, program download interface, and single-chip microcomputer is connected with data-carrier store, program storage, reseting module, crystal oscillator module, program download interface respectively.Single-chip microcomputer is 80C31, W78E52B or AT89S52.
The internal module annexation of described reseting module is: a 74HC14-Si Mite input logic phase inverter is connected with the 2nd 74HC14-Si Mite input logic phase inverter serial, the one 74HC14-Si Mite input logic phase inverter input end is connected with capacitance cathode with button one end, transistor collector, first resistance, one end, diode cathode, transistor emitter ground connection, transistor base is connected with second resistance, the first resistance other end and diode cathode meet power supply VCC, the button other end and the equal ground connection of electric capacity negative pole.
The internal module annexation of described crystal oscillator module is: the first jumper wire device pin 1 is connected with a 74HC04-logic inverter input end, the first jumper wire device pin 2 is connected with crystal oscillator one end, second electric capacity, the second jumper wire device pin 1 is connected with a 74HC04-logic inverter output terminal, the 2nd 74HC04-logic inverter input end, the second jumper wire device pin 2 is connected with the crystal oscillator other end, the 3rd electric capacity, and second electric capacity and the 3rd electric capacity is ground connection respectively.
The artificial head model that described big good fortune SP51 emulator adopts is POD-S8X5X, and emulator is connected by USB with the ultimate system unit.
Single chip machine integrated experiment platform towards embedded system makes the student can be familiar with and grasp single-chip microcomputer ABC, but more pays close attention to the cultivation of embedded system structure designed capacity.Single chip machine integrated experiment platform is made up of ultimate system unit, system extension unit, man-machine interaction unit, digital input block, analog input unit, digital output unit, simulation output unit, system interface unit, big good fortune SP51 emulator towards embedded system, the design of employing computer engineering method.Each configuration of cells is of a great variety, and common functional module just can be finished the embedded system that satisfies particular demands fast by simple connection.Single chip machine integrated experiment platform provides 15 Embedded System Design experiments at random, and the student also can include system in by the functional module that will design voluntarily, makes up personalized embedded system, reaches the purpose of grasping the embedded system structure skill in design.
Description of drawings
Fig. 1 is the single chip machine integrated experiment platform block scheme towards embedded system;
Fig. 2 is a ultimate system unit module block scheme of the present utility model;
Fig. 3 is the reseting module circuit diagram of ultimate system of the present utility model unit;
Fig. 4 is the crystal oscillator module circuit diagram of ultimate system of the present utility model unit;
Fig. 5 is big good fortune emulator profile synoptic diagram;
Fig. 6 is a PODS8X5X artificial head profile synoptic diagram;
Fig. 7 is a USB functional-block diagram of the present utility model;
Fig. 8 is an embodiment synoptic diagram of the present utility model.
Embodiment
Single chip machine integrated experiment platform provides the Integrated Development Environment towards embedded system: move big good fortune VW integrated debugging environment software on the PC platform, carry out the conceptual design of embedded system; Simulation software realizes the affirmation of Embedded System Design scheme in conjunction with big good fortune SP51 emulator (artificial head PODS8X5X) and single chip machine integrated experiment platform; On single chip machine integrated experiment platform, connect by simple module, adopt the computer engineering method for designing to make up the embedded system prototype that satisfies particular demands fast, PC downloads machine code to big good fortune SP51 emulator, or be directly downloaded to the download line in the single-chip microcomputer (as AT89LS52) of support ISP function, implement the prototype test; Programming EPROM or contain the single-chip microcomputer (as W78E52B) of EPROM, or download the single-chip microcomputer (as AT89S52) of supporting the ISP function with downloading line, finish the exploitation of off line test and embedded system.
As shown in Figure 1, single chip machine integrated experiment platform towards embedded system comprises ultimate system unit 1, system extension unit 2, system interface unit 3, man-machine interaction unit 4, digital input block 5, analog input unit 6, digital output unit 7, simulation output unit 8, big good fortune SP51 emulator 9, and ultimate system unit 1 is connected with system extension unit 2, system interface unit 3, man-machine interaction unit 4, digital input block 5, analog input unit 6, digital output unit 7, simulation output unit 8, big good fortune SP51 emulator 9 respectively.The artificial head model that big good fortune SP51 emulator 9 adopts is POD-S8X5X, and emulator and ultimate system unit 1 are connected by USB.
As shown in Figure 2, ultimate system unit 1 comprises single-chip microcomputer 11, data-carrier store 12, program storage 13, reseting module 14, crystal oscillator module 15, program download interface 16, and single-chip microcomputer 11 is connected with data-carrier store 12, program storage 13, reseting module 14, crystal oscillator module 15, program download interface 16 respectively.Single-chip microcomputer 11 is 80C31, W78E52B or AT89S52.The single-chip microcomputer of this experiment porch has three kinds to select mode for use:
1) utilize big good fortune 51 emulators to carry out emulation and experiment as single-chip microcomputer, or adopt the 80C31 chip as single-chip microcomputer, the outer program storage (27256) of sheet is gone in correct experimental arrangement programming, program began to carry out after system powered on, and can experimentize.
2) adopt the W78E52B chip as single-chip microcomputer, correct experimental arrangement is gone into sheet internal program memory block by the programmable device programming, be inserted on the single-chip microcomputer socket of experiment porch, program began to carry out after system powered on, and can experimentize.
3) adopt the AT89S52 chip as single-chip microcomputer, utilize program specific download line correct experimental arrangement to be downloaded from PC and write in the program storage area in the single-chip microcomputer sheet, program can begin execution, experimentizes.
The user can select different single-chip microcomputers for use according to self-condition, has enriched the operability of single chip machine integrated experiment platform.
As shown in Figure 3, the internal module annexation of reseting module 14 is: a 74HC14-Si Mite input logic phase inverter U1 and the 2nd 74HC14-Si Mite input logic phase inverter U2 serial link, the 2nd 74HC14-Si Mite input logic phase inverter U2 input end and button K1 one end, field effect transistor T collector, first resistance R, 1 one ends, diode D1 is anodal to be connected with capacitor C 1 positive pole, field effect transistor T1 grounded emitter, field effect transistor T1 collector links to each other with second resistance R 2, first resistance R, 1 other end and diode D1 negative pole meet power supply VCC, the button K1 other end and the equal ground connection of capacitor C 1 negative pole.Module declaration: this reset circuit is for to reset by key level.Button is pressed, and low level is become the reset terminal RST+ of high level signal input single-chip microcomputer by phase inverter.Input end RSTp is the reset pin that is used for ISP program download interface.The selection of resistance, capacitance parameter must guarantee the reset signal high level RST+ duration greater than 10mS among the figure, to guarantee reliable reset.
As shown in Figure 4, the internal module annexation of crystal oscillator module 15 is: the first jumper wire device J1 pin 1 is connected with a 74HC04-logic inverter U3 input end, the first jumper wire device J1 pin 2 and crystal oscillator X1 one end, 2 anodal connections of second capacitor C, the second jumper wire device J2 pin 1 links to each other with a 74HC04-logic inverter U3 output terminal, the 2nd 74HC04-logic inverter U4 input end, the second jumper wire device J2 pin 2 and the crystal oscillator X1 other end, 3 anodal linking to each other of the 3rd capacitor C, second capacitor C, 2 negative poles and the 3rd capacitor C 3 negative poles are ground connection respectively.Module declaration: there is the high-gain inverting amplifier 51 family chip inside, can constitute oscillator.This module provides two jumper wire device J1 and J2, can switch as required to adapt to different needs.When jumper wire device 2,3 pin link to each other (pin 1 represented in the asterisk at jumper wire device place among the figure), at the internal oscillator circuit of the XTAL1 of single-chip microcomputer and XTAL2 two ends cross-over connection 12M crystal oscillator and two electric capacity and 51 chips together, constitute stable self-excited oscillator.Capacitor C
3And C
4Often get about 30pF, oscillation frequency is had the fine setting effect.When jumper wire device 1,2 pin link to each other, by U3 and capacitor C
3, C
4Form oscillatory circuit.U4 draws a 12M external interface, can be provided for the required frequency signal of other equipment through processing such as frequency divisions.
As shown in Figure 5, big good fortune emulator profile illustrative: the big good fortune emulator left side is a power switch on, is two sockets below the switch, is followed successively by supply socket and USB socket; In the positive upper left corner of big good fortune emulator is three pilot lamp, from left to right is followed successively by power light, USB pilot lamp and run indicator; Below pilot lamp, the promptly positive lower left corner is the model label; Below big good fortune emulator, be the logic testing probe socket; On the big good fortune emulator right side is the outlet of emulation flat cable.Emulator uses the USB mouth to be connected with PC; Power supply is direct current 5V/1A (minimum), and the polarity of supply hub is interior " bearing " " just " outward.
As shown in Figure 6, PODS8X5X artificial head profile illustrative: the PODS8X5X artificial head upper left corner is to have the power supply of three stitch to select jumper switch, the stitch that connects middle and the left side promptly selects to use the 5V power supply, and the stitch that connects middle and the right promptly selects to use user's plate power supply; The PODS8X5X artificial head left side is emulation chip replacement place; PODS8X5X artificial head the right is the emulation plug interface.
Adopt the artificial head of FPGA port reconfiguration technique during POD-S8X5X, the MCS51 compatibility chip of emulation is changed on the emulation board, all internal resources and additional function that just can this chip of emulation.Owing to adopt the mode of " own emulation oneself ", so this artificial head can the almost all on the market compatible singlechip chips of MCS51 of emulation.The concrete product of supporting is seen the operation instructions of big good fortune emulator.Owing to adopt during this artificial head the outer port of sheet to remake technology, so at emulation some and P0, during the relevant instruction of P2 mouth, may some distortion on the emulation execution time, timer, interruption also have of short duration time-delay, still, generally can not influence the execution of user program.If the user has strict more requirement when emulation, can adopt the POD-H8X5X artificial head or the POD-A8X5X artificial head of HOOKS technology.This artificial head cooperate big good fortune SP51 emulator can emulation MCS51 series machine compatible with single sheet machine, be furnished with the adapter of 40 pin DIP encapsulation, also can match the adapter or 2051 adapters (20 pin DIP encapsulation) of 44 pin PLCC encapsulation.
As shown in Figure 7, USB block diagram illustrative.
This USB module is based on EZ_USB series usb bus controller, and it comprises the MCS51 peripheral module and the USB module of standard.The USB module the is integrated transceiver of USB, serial bus interface mechanism, functional interface unit and receipts/send out buffer zone.On the I2C bus of USB module, (PCF8574T-U5 is U7) with an EEPROM (U8) who is used for EZ-USB guiding, sign USB device to be connected to two 8 I/O extended chips.This sheet electrically-erasable ROM (read-only memory) (EEPROM) adopts 8 pin DIP encapsulation, but plug; Button and 7 sections LED receive on the I2C bus by U5 and U7.Like this, provide convenience for user's de-bug firmware program on the one hand, on the one hand, vacated A in addition, B, these three I/O mouths of C use for exploitation.U7 provides 8 outputs of 7 sections LED.
Development board comprises following components:
The EZ_USB integrated circuit adopts the AN2131QC chip, comprises 8051 kernels;
32K random access memory (expansion RAM);
Electrically-erasable ROM (read-only memory) (EEPROM): be used as and deposit VID/PID or firmware;
8 I/O extended chips (PCF8574T) of two I2C buses: one is used to drive seven sections LED, and another is used to read 4 bit switch states;
A 3.3V power supply changeover device, it can convert 5V to 3.3V;
Power supply, interruption/supervisory pilot light;
USB-B type connector: be connected with main frame;
A RS232 interface;
A contact pin connector: parallel interface is connected with peripheral circuit.Be connected with single chip machine integrated experiment platform in this example.
The communication of itself and single chip machine integrated experiment platform as shown in Figure 7.
The utility model case study on implementation as shown in Figure 8, except that the functional module that constitutes the ultimate system unit, the system extension unit 2 of single chip machine integrated experiment platform is made up of I/O expansion module 21, address decoding module 22, counter module 23, serial EEPROM 24, logic and amplifier module 25.System interface unit 3 is made up of RS232 module 31, parallel interface module 32, bus interface module 33.Man-machine interaction unit 4 is made up of Keysheet module 41, led module 42, LCD module 43.Numeral input block 5 is by switching input module 51, and remote control load module 52 is formed.Analog input unit 6 is made up of temperature collect module 60, light collecting unit 61, motor detection module 62, filtration module 63, full-wave rectification block 64, sound collecting module 65, V/F modular converter 66, A/D conversion load module 67,4～20mA electric current commentaries on classics, 0～5V voltage load module 68, adjustable analog quantity load module 69.Numeral output unit 7 is made up of stepper motor logical drive module 71, LED driving module 72, light beam driver module 73, relay driving module 74, isolation module 75.Simulation output unit 8 is made up of D/A modular converter 81, loudspeaker sounding module 82,0～5V voltage commentaries on classics, 4～20mA electric current output module 83, pwm signal generation module 84, optical drive module 85, direct current generator driver module 86.
Single chip machine integrated experiment platform towards embedded system, 15 typical embedded system experimentations are provided at random, are respectively: single lamp flicker experiment, the experiment of button control lamp, acoustic control lamp experiment, the experiment of light-operated lamp, traffic lights experiment, temperature control experiment, audio frequency image show that experiment, mellotron experiment, direct current generator drive experiment, step motor drive experiment, flowmeter experiment, oscillograph experiment, logic level and show that experiment, Chinese character image show experiment and music fountain control experiment.By supporting single chip machine integrated experiment platform driver storehouse, adopt the computer engineering method for designing, just can make up specific embedded system rapidly, grasp the application power of embedded system structure aspect.
Claims (5)
1. single chip machine integrated experiment platform towards embedded system, it is characterized in that comprising ultimate system unit (1), system extension unit (2), system interface unit (3), man-machine interaction unit (4), numeral input block (5), analog input unit (6), numeral output unit (7), simulation output unit (8), big good fortune SP51 emulator (9), ultimate system unit (1) respectively with system extension unit (2), system interface unit (3), man-machine interaction unit (4), numeral input block (5), analog input unit (6), numeral output unit (7), simulation output unit (8), big good fortune SP51 emulator (9) is connected.
2. a kind of single chip machine integrated experiment platform according to claim 1 towards embedded system, it is characterized in that described ultimate system unit (1) comprises single-chip microcomputer (11), data-carrier store (12), program storage (13), reseting module (14), crystal oscillator module (15), program download interface (16), single-chip microcomputer (11) is connected with data-carrier store (12), program storage (13), reseting module (14), crystal oscillator module (15), program download interface (16) respectively, and single-chip microcomputer (11) is 80C31, W78E52B or AT89S52.
3. a kind of single chip machine integrated experiment platform according to claim 2 towards embedded system, the internal module annexation that it is characterized in that described reseting module (14) is: a 74HC14-Si Mite input logic phase inverter (U1) is connected with the 2nd 74HC14-Si Mite input logic phase inverter (U2) serial, the one 74HC14-Si Mite input logic phase inverter (U2) input end and button (K1) end, triode (T1) collector, first resistance (R1) end, diode (D1) is anodal to be connected with electric capacity (C1) positive pole, triode (T1) grounded emitter, triode (T1) base stage is connected with second resistance (R2), first resistance (R1) other end and diode (D1) negative pole meet power supply VCC, button (K1) other end and the equal ground connection of electric capacity (C1) negative pole.
4. a kind of single chip machine integrated experiment platform according to claim 2 towards embedded system, the internal module annexation that it is characterized in that described crystal oscillator module (15) is: first jumper wire device (J1) pin 1 is connected with 74HC04-logic inverter (U3) input end, first jumper wire device (J1) pin 2 and crystal oscillator (X1) end, second electric capacity (C2) is connected, second jumper wire device (J2) pin 1 and 74HC04-logic inverter (U3) output terminal, the 2nd 74HC04-logic inverter (U4) input end is connected, second jumper wire device (J2) pin 2 and crystal oscillator (X1) other end, the 3rd electric capacity (C3) is connected, and (C2 and the 3rd electric capacity (C3) is ground connection respectively for second electric capacity.
5. according to the described a kind of single chip machine integrated experiment platform towards embedded system of claim 1, it is characterized in that the artificial head model that described big good fortune SP51 emulator (9) adopts is POD-S8X5X, emulator is connected by USB with ultimate system unit (1).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200720302983XU CN201181545Y (en) | 2007-12-21 | 2007-12-21 | Single-chip integration experiment platform facing embedded system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU200720302983XU CN201181545Y (en) | 2007-12-21 | 2007-12-21 | Single-chip integration experiment platform facing embedded system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201181545Y true CN201181545Y (en) | 2009-01-14 |
Family
ID=40251043
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU200720302983XU Expired - Fee Related CN201181545Y (en) | 2007-12-21 | 2007-12-21 | Single-chip integration experiment platform facing embedded system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201181545Y (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101211516B (en) * | 2007-12-21 | 2011-12-21 | 浙江大学 | Single chip machine integrated experiment platform facing embedded system |
-
2007
- 2007-12-21 CN CNU200720302983XU patent/CN201181545Y/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101211516B (en) * | 2007-12-21 | 2011-12-21 | 浙江大学 | Single chip machine integrated experiment platform facing embedded system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101211516B (en) | Single chip machine integrated experiment platform facing embedded system | |
| CN202563782U (en) | Singlechip experiment teaching development system | |
| CN203520727U (en) | Portable STM32 one-chip microcomputer teaching experiment instrument | |
| CN203179327U (en) | Integrated practical training platform for Internet of Things | |
| CN201765731U (en) | Open and modular singlechip teaching and learning experimental device | |
| CN205091983U (en) | Embedded exploitation plate of MINIPCI -E interface | |
| CN201984696U (en) | Portable universal digital logic design and EDA (Electronic Design Automation) comprehensive experimental board | |
| CN103064488A (en) | Power source control circuit | |
| CN203376909U (en) | Novel microcomputer principle and interface experiment system based on FPGA | |
| CN104778887B (en) | A kind of modularization single-chip microcomputer comprehensive exploitation experimental box and its application | |
| CN201011601Y (en) | Experimental device for embedded type single-chip development | |
| CN108564859A (en) | SCM Based Multifunctional experiment development system | |
| CN201181545Y (en) | Single-chip integration experiment platform facing embedded system | |
| CN206574351U (en) | A kind of SCM Based teaching platform | |
| CN201655080U (en) | Embedded extensible teaching experimental platform equipment | |
| CN202650370U (en) | Design and teaching platform for embedded system | |
| CN201378367Y (en) | Electronic experimental box | |
| CN200993840Y (en) | USB single-chip computer simulating experimental instrument | |
| CN205158759U (en) | Novel teaching system is put into practice to singlechip | |
| CN201307346Y (en) | PC-imitation singlechip experiment board | |
| CN201352395Y (en) | Singlechip testing board capable of being programmed and debugged online | |
| CN213400096U (en) | Novel embedded basic teaching platform | |
| CN211455034U (en) | Modularized integrated experiment platform for digital power, single chip microcomputer, EDA (electronic design automation) and SOPC (system on a chip) | |
| CN202352145U (en) | Single chip microcomputer experiment system based on Proteus | |
| CN202003556U (en) | Digital signal processor (DSP) application technology teaching equipment based on intelligent home control system project |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090114 Termination date: 20100121 |